Home
last modified time | relevance | path

Searched full:pll8k (Results 1 – 8 of 8) sorted by relevance

/linux/sound/soc/fsl/
H A Dfsl_rpmsg.c51 while (p && rpmsg->pll8k && rpmsg->pll11k) { in fsl_rpmsg_hw_params()
54 if (clk_is_match(pp, rpmsg->pll8k) || in fsl_rpmsg_hw_params()
64 npll = (do_div(rate, 8000) ? rpmsg->pll11k : rpmsg->pll8k); in fsl_rpmsg_hw_params()
266 rpmsg->pll8k = devm_clk_get_optional(&pdev->dev, "pll8k"); in fsl_rpmsg_probe()
267 if (IS_ERR(rpmsg->pll8k)) in fsl_rpmsg_probe()
268 return PTR_ERR(rpmsg->pll8k); in fsl_rpmsg_probe()
H A Dfsl_rpmsg.h25 * @pll8k: parent clock for multiple of 8kHz frequency
38 struct clk *pll8k; member
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mm-phyboard-polis-peb-av-10.dtsi137 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k",
H A Dimx8mp-phyboard-pollux-peb-av-10.dtsi147 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k",
H A Dimx8mq-tqma8mq-mba8mx.dts119 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
H A Dimx8mm-emcon.dtsi547 "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba", "pll8k", "pll11k";
H A Dimx8mm-ucm-som.dtsi304 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
H A Dimx8mq-evk.dts451 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";