Home
last modified time | relevance | path

Searched +full:pinctrl +full:- +full:8 (Results 1 – 25 of 1033) sorted by relevance

12345678910>>...42

/linux/arch/arm/boot/dts/st/
H A Dste-href.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright 2012 ST-Ericsson AB
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/leds/common.h>
8 #include "ste-href-family-pinctrl.dtsi"
17 compatible = "simple-battery";
18 battery-type = "lithium-ion-polymer";
21 thermal-zones {
22 battery-thermal {
24 polling-delay = <0>;
[all …]
H A Dstm32mp133c-prihmb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2 /dts-v1/;
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/regulator/st,stm32mp13-regulator.h>
10 #include "stm32mp13-pinctrl.dtsi"
13 model = "Priva E-Measuringbox board";
18 mdio-gpio0 = &mdio0;
27 stdout-path = "serial0:115200n8";
[all …]
H A Dstm32mp15xxaa-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
7 &pinctrl {
13 gpio-ranges = <&pinctrl 0 0 16>;
19 gpio-ranges = <&pinctrl 0 16 16>;
25 gpio-ranges = <&pinctrl 0 32 16>;
31 gpio-ranges = <&pinctrl 0 48 16>;
37 gpio-ranges = <&pinctrl 0 64 16>;
43 gpio-ranges = <&pinctrl 0 80 16>;
49 gpio-ranges = <&pinctrl 0 96 16>;
[all …]
/linux/arch/arm/boot/dts/renesas/
H A Dr8a7742-iwg21d-q7-dbcm-ca.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the iWave-RZ/G1H Qseven board development
9 /dts-v1/;
11 #include <dt-bindings/media/video-interfaces.h>
13 #include "r8a7742-iwg21d-q7.dts"
16 model = "iWave Systems RZ/G1H Qseven development platform with camera add-on";
27 mclk_cam1: mclk-cam1 {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <26000000>;
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6dl-yapp4-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 // Copyright (C) 2015-2018 Y Soft Corporation, a.s.
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/pwm/pwm.h>
20 compatible = "pwm-backlight";
22 brightness-levels = <0 32 64 128 255>;
23 default-brightness-level = <32>;
[all …]
H A Dimx6dl-yapp43-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/pwm/pwm.h>
20 compatible = "pwm-backlight";
22 brightness-levels = <0 32 64 128 255>;
23 default-brightness-level = <32>;
24 num-interpolated-steps = <8>;
[all …]
H A Dimx6qdl-sabresd.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/imx6qdl-clock.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/media/video-interfaces.h>
13 stdout-path = &uart1;
21 reg_3v3: regulator-3v3 {
22 compatible = "regulator-fixed";
23 regulator-name = "reg-3v3";
24 regulator-min-microvolt = <3300000>;
[all …]
H A Dimx6ull-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2018-2022 Toradex
16 compatible = "pwm-backlight";
17 brightness-levels = <0 4 8 16 32 64 128 255>;
18 default-brightness-level = <6>;
19 enable-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
20 pinctrl-names = "default";
21 pinctrl-0 = <&pinctrl_gpio_bl_on>;
22 power-supply = <&reg_3v3>;
28 compatible = "gpio-usb-b-connector", "usb-b-connector";
[all …]
H A Dimx6ull-phytec-tauri.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include "imx6ull-phytec-phycore-som.dtsi"
17 gpio_keys: gpio-keys {
18 compatible = "gpio-keys";
19 pinctrl-names = "default";
20 pinctrl-0 = <&pinctrl_gpio_keys>;
23 label = "KEY-A";
26 wakeup-source;
30 reg_adc1_vref_3v3: regulator-vref-3v3 {
[all …]
H A Dimx6ul-var-som-concerto.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Support for Variscite MX6 Concerto Carrier board with the VAR-SOM-MX6UL
10 #include "imx6ul-var-som.dtsi"
11 #include <dt-bindings/leds/common.h>
14 model = "Variscite VAR-SOM-MX6UL Concerto Board";
15 compatible = "variscite,mx6ulconcerto", "variscite,var-som-imx6ul", "fsl,imx6ul";
18 stdout-path = &uart1;
21 gpio-keys {
22 compatible = "gpio-keys";
23 pinctrl-names = "default";
[all …]
H A Dimx7-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2016-2022 Toradex
6 #include <dt-bindings/pwm/pwm.h>
15 brightness-levels = <0 45 63 88 119 158 203 255>;
16 compatible = "pwm-backlight";
17 default-brightness-level = <4>;
18 enable-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
19 pinctrl-names = "default";
20 pinctrl-0 = <&pinctrl_gpio_bl_on>;
21 power-supply = <&reg_module_3v3>;
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am68-phyboard-izar.dts1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
6 * https://www.phytec.eu/en/produkte/development-kits/phyboard-izar/
9 /dts-v1/;
11 #include <dt-bindings/leds/leds-pca9532.h>
12 #include <dt-bindings/net/ti-dp83867.h>
13 #include <dt-bindings/phy/phy-cadence.h>
14 #include <dt-bindings/phy/phy.h>
15 #include "k3-am68-phycore-som.dtsi"
17 #include "k3-serdes.h"
20 compatible = "phytec,am68-phyboard-izar",
[all …]
/linux/arch/arm64/boot/dts/socionext/
H A Duniphier-ld11.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/gpio/uniphier-gpio.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 compatible = "socionext,uniphier-ld11";
14 #address-cells = <2>;
15 #size-cells = <2>;
16 interrupt-parent = <&gic>;
19 #address-cells = <2>;
20 #size-cells = <0>;
[all …]
/linux/arch/arm/boot/dts/socionext/
H A Duniphier-ld4.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "socionext,uniphier-ld4";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
H A Duniphier-sld8.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "socionext,uniphier-sld8";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Dr9a09g011-v2mevk2.dts1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/pinctrl/rzv2m-pinctrl.h>
23 stdout-path = "serial0:115200n8";
27 compatible = "usb-c-connector";
28 label = "USB-C";
29 data-role = "dual";
32 #address-cells = <1>;
33 #size-cells = <0>;
[all …]
H A Drzg3s-smarc-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the R9A08G045S33 SMARC Carrier-II's SoM board.
8 #include <dt-bindings/clock/renesas,r9a08g045-vbattb.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
12 #include "rzg3s-smarc-switches.h"
15 compatible = "renesas,rzg3s-smarcm", "renesas,r9a08g045s33", "renesas,r9a08g045";
35 compatible = "regulator-fixed";
36 regulator-name = "SDHI0 Vcc";
37 regulator-min-microvolt = <3300000>;
[all …]
/linux/arch/arm64/boot/dts/nuvoton/
H A Dma35d1-som-256m.dts1 // SPDX-License-Identifier: GPL-2.0
4 * Author: Shan-Chun Hung <schung@nuvoton.com>
8 /dts-v1/;
12 model = "Nuvoton MA35D1-SOM";
13 compatible = "nuvoton,ma35d1-som", "nuvoton,ma35d1";
24 stdout-path = "serial0:115200n8";
32 clk_hxt: clock-hxt {
33 compatible = "fixed-clock";
34 #clock-cells = <0>;
35 clock-frequency = <24000000>;
[all …]
/linux/drivers/pinctrl/bcm/
H A Dpinctrl-ns2-mux.c1 // SPDX-License-Identifier: GPL-2.0-only
16 #include <linux/pinctrl/pinconf-generic.h>
17 #include <linux/pinctrl/pinconf.h>
18 #include <linux/pinctrl/pinctrl.h>
19 #include <linux/pinctrl/pinmux.h>
22 #include "../pinctrl-utils.h"
100 * Northstar2 IOMUX pinctrl core
139 * @pull_shift: pull-up/pull-down control bit shift in the register
182 NS2_PIN_DESC(0, "mfio_0", -1, 0, 0, 0, 0, 0),
183 NS2_PIN_DESC(1, "mfio_1", -1, 0, 0, 0, 0, 0),
[all …]
H A Dpinctrl-cygnus-mux.c1 // SPDX-License-Identifier: GPL-2.0-only
2 // Copyright (C) 2014-2017 Broadcom
20 #include <linux/pinctrl/pinconf-generic.h>
21 #include <linux/pinctrl/pinconf.h>
22 #include <linux/pinctrl/pinctrl.h>
23 #include <linux/pinctrl/pinmux.h>
26 #include "../pinctrl-utils.h"
28 #define CYGNUS_NUM_IOMUX_REGS 8
29 #define CYGNUS_NUM_MUX_PER_REG 8
87 * Cygnus IOMUX pinctrl core
[all …]
/linux/arch/arm/boot/dts/nxp/vf/
H A Dvf610-zii-ssmb-dtu.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 * SSMB - SPU3 Switch Management Board
7 * DTU - Digital Tapping Unit
9 * Copyright (C) 2015-2019 Zodiac Inflight Innovations
11 * Based on an original 'vf610-twr.dts' which is Copyright 2015,
15 /dts-v1/;
23 stdout-path = &uart0;
31 gpio-leds {
32 compatible = "gpio-leds";
33 pinctrl-0 = <&pinctrl_leds_debug>;
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dipq5332-rdp441.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * IPQ5332 AP-MI01.2 board device tree source
5 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
8 /dts-v1/;
10 #include "ipq5332-rdp-common.dtsi"
14 compatible = "qcom,ipq5332-ap-mi01.2", "qcom,ipq5332";
18 clock-frequency = <400000>;
19 pinctrl-0 = <&i2c_1_pins>;
20 pinctrl-names = "default";
25 bus-width = <4>;
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dat91-sam9x60ek.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sam9x60ek.dts - Device Tree file for Microchip SAM9X60-EK board
9 /dts-v1/;
11 #include <dt-bindings/input/input.h>
14 model = "Microchip SAM9X60-EK";
24 stdout-path = "serial0:115200n8";
29 clock-frequency = <32768>;
33 clock-frequency = <24000000>;
37 gpio-keys {
38 compatible = "gpio-keys";
[all …]
/linux/arch/arm64/boot/dts/marvell/
H A Dcn9132-clearfog.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (C) 2024 Josua Mayer <josua@solid-run.com>
9 /dts-v1/;
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/leds/common.h>
15 #include "cn9132-sr-cex7.dtsi"
19 compatible = "solidrun,cn9132-clearfog",
20 "solidrun,cn9132-sr-cex7", "marvell,cn9130";
32 gpio-keys {
33 compatible = "gpio-keys";
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap3-n900.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2013-2014 Aaro Koskinen <aaro.koskinen@iki.fi>
7 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/media/video-interfaces.h>
15 * Default secure signed bootloader (Nokia X-Loader) does not enable L3 firewall
17 * blocks then kernel receive "Unhandled fault: external abort on non-linefetch"
18 * and crash. Until somebody fix omap-aes.c and omap_hwmod_3xxx_data.c code (no
34 compatible = "nokia,omap3-n900", "ti,omap3430", "ti,omap3";
[all …]

12345678910>>...42