/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | qcom,qmp-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: "http://devicetree.org/schemas/phy/qcom,qmp-phy.yaml#" 6 $schema: "http://devicetree.org/meta-schemas/core.yaml#" 8 title: Qualcomm QMP PHY controller 11 - Vinod Koul <vkoul@kernel.org> 14 QMP phy controller supports physical layer functionality for a number of 20 - qcom,ipq6018-qmp-pcie-phy 21 - qcom,ipq6018-qmp-usb3-phy 22 - qcom,ipq8074-qmp-gen3-pcie-phy [all …]
|
H A D | qcom,qmp-usb-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,qmp-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (USB) 10 - Vinod Koul <vkoul@kernel.org> 13 QMP PHY controller supports physical layer functionality for a number of 19 - qcom,ipq6018-qmp-usb3-phy 20 - qcom,ipq8074-qmp-usb3-phy 21 - qcom,msm8996-qmp-usb3-phy [all …]
|
H A D | qcom,msm8996-qmp-usb3-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,msm8996-qm [all...] |
H A D | qcom,sc8280xp-qmp-pcie-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-pcie-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (PCIe, SC8280XP) 10 - Vinod Koul <vkoul@kernel.org> 13 The QMP PHY controller supports physical layer functionality for a number of 19 - qcom,sa8775p-qmp-gen4x2-pcie-phy 20 - qcom,sa8775p-qmp-gen4x4-pcie-phy 21 - qcom,sc8180x-qmp-pcie-phy [all …]
|
H A D | qcom,qmp-pcie-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,qmp-pcie-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (PCIe) 10 - Vinod Koul <vkoul@kernel.org> 13 QMP PHY controller supports physical layer functionality for a number of 19 - qcom,ipq6018-qmp-pcie-phy 20 - qcom,ipq8074-qmp-gen3-pcie-phy 21 - qcom,ipq8074-qmp-pcie-phy [all …]
|
H A D | qcom,sc8280xp-qmp-usb3-uni-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-usb3-uni-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (USB, SC8280XP) 10 - Vinod Koul <vkoul@kernel.org> 13 The QMP PHY controller supports physical layer functionality for a number of 19 - qcom,ipq6018-qmp-usb3-phy 20 - qcom,ipq8074-qmp-usb3-phy 21 - qcom,ipq9574-qmp-usb3-phy [all …]
|
H A D | qcom,sc7180-qmp-usb3-dp-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/qcom,sc7180-qmp-usb3-dp-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Qualcomm QMP USB3 DP PHY controller (SC7180) 11 The QMP PHY controller supports physical layer functionality for a number of 15 qcom,sc8280xp-qmp-usb43dp-phy.yaml. 18 - Wesley Cheng <quic_wcheng@quicinc.com> 23 - enum: 24 - qcom,sc7180-qmp-usb3-dp-phy [all …]
|
H A D | samsung,usb3-drd-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/samsung,usb3-drd-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung Exynos SoC USB 3.0 DRD PHY USB 2.0 PHY 10 - Krzysztof Kozlowski <krzk@kernel.org> 11 - Marek Szyprowski <m.szyprowski@samsung.com> 12 - Sylwester Nawrocki <s.nawrocki@samsung.com> 15 For samsung,exynos5250-usbdrd-phy and samsung,exynos5420-usbdrd-phy 16 compatible PHYs, the second cell in the PHY specifier identifies the [all …]
|
H A D | socionext,uniphier-ahci-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-ahci-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier AHCI PHY 10 This describes the deivcetree bindings for PHY interfaces built into 14 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 19 - socionext,uniphier-pro4-ahci-phy 20 - socionext,uniphier-pxs2-ahci-phy 21 - socionext,uniphier-pxs3-ahci-phy [all …]
|
H A D | ti-phy.txt | 1 TI PHY: DT DOCUMENTATION FOR PHYs in TI PLATFORMs 3 OMAP CONTROL PHY 6 - compatible: Should be one of 7 "ti,control-phy-otghs" - if it has otghs_control mailbox register as on OMAP4. 8 "ti,control-phy-usb [all...] |
H A D | allwinner,sun9i-a80-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/phy/allwinner,sun9i-a80-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A80 USB PHY 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#phy-cells": 18 const: allwinner,sun9i-a80-usb-phy 25 - maxItems: 1 [all …]
|
H A D | phy-cadence-torrent.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/phy-cadence-torrent.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Cadence Torrent SD0801 PHY 10 This binding describes the Cadence SD0801 PHY (also known as Torrent PHY) 12 PHY also supports multilink multiprotocol combinations including protocols 16 - Swapnil Jakhade <sjakhade@cadence.com> 17 - Yuti Amonkar <yamonkar@cadence.com> 22 - cdns,torrent-phy [all …]
|
H A D | socionext,uniphier-usb3hs-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-usb3hs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier USB3 High-Speed (HS) PHY 10 This describes the devicetree bindings for PHY interfaces built into 12 Although the controller includes High-Speed PHY and Super-Speed PHY, 13 this describes about High-Speed PHY. 16 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 21 - socionext,uniphier-pro5-usb3-hsphy [all …]
|
H A D | qcom,qmp-usb3-dp-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: "http://devicetree.org/schemas/phy/qcom,qmp-usb3-dp-phy.yaml#" 6 $schema: "http://devicetree.org/meta-schemas/core.yaml#" 8 title: Qualcomm QMP USB3 DP PHY controller 11 - Wesley Cheng <quic_wcheng@quicinc.com> 16 - qcom,sc7180-qmp-usb3-dp-phy 17 - qcom,sc7280-qmp-usb3-dp-phy 18 - qcom,sc8180x-qmp-usb3-dp-phy 19 - qcom,sc8280xp-qmp-usb43dp-phy [all …]
|
H A D | qcom,msm8996-qmp-pcie-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,msm8996-qmp-pcie-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (MSM8996 PCIe) 10 - Vinod Koul <vkoul@kernel.org> 13 QMP PHY controller supports physical layer functionality for a number of 18 const: qcom,msm8996-qmp-pcie-phy 22 - description: serdes 24 "#address-cells": [all …]
|
H A D | qcom,sc8280xp-qmp-ufs-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-ufs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (UFS, SC8280XP) 10 - Vinod Koul <vkoul@kernel.org> 13 The QMP PHY controller supports physical layer functionality for a number of 19 - qcom,msm8996-qmp-ufs-phy 20 - qcom,msm8998-qmp-ufs-phy 21 - qcom,sa8775p-qmp-ufs-phy [all …]
|
H A D | brcm,brcmstb-usb-phy.txt | 1 Broadcom STB USB PHY 4 - compatible: should be one of 5 "brcm,brcmstb-usb-phy" 6 "brcm,bcm7216-usb-phy" 7 "brcm,bcm7211-usb-phy" 9 - reg and reg-names properties requirements are specific to the 11 "brcm,brcmstb-usb-phy": 12 - reg: 1 or 2 offset and length pairs. One for the base CTRL registers 14 - reg-names: not specified 15 "brcm,bcm7216-usb-phy": [all …]
|
H A D | qcom,qmp-ufs-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,qmp-ufs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (UFS) 10 - Vinod Koul <vkoul@kernel.org> 13 QMP PHY controller supports physical layer functionality for a number of 19 - qcom,msm8996-qmp-ufs-phy 20 - qcom,msm8998-qmp-ufs-phy 21 - qcom,sc8180x-qmp-ufs-phy [all …]
|
H A D | qcom,msm8996-qmp-ufs-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,msm8996-qmp-ufs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (UFS, MSM8996) 10 - Vinod Koul <vkoul@kernel.org> 13 QMP PHY controller supports physical layer functionality for a number of 17 qcom,sc8280xp-qmp-ufs-phy.yaml. 22 - qcom,msm8996-qmp-ufs-phy 23 - qcom,msm8998-qmp-ufs-phy [all …]
|
H A D | qcom,msm8998-qmp-usb3-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,msm8998-qmp-usb3-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm QMP PHY controller (USB, MSM8998) 10 - Vinod Koul <vkoul@kernel.org> 13 The QMP PHY controller supports physical layer functionality for USB-C on 19 - qcom,msm8998-qmp-usb3-phy 20 - qcom,qcm2290-qmp-usb3-phy 21 - qcom,sdm660-qmp-usb3-phy [all …]
|
H A D | socionext,uniphier-usb3ss-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-usb3ss-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier USB3 Super-Speed (SS) PHY 10 This describes the devicetree bindings for PHY interfaces built into 12 Although the controller includes High-Speed PHY and Super-Speed PHY, 13 this describes about Super-Speed PHY. 16 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 21 - socionext,uniphier-pro4-usb3-ssphy [all …]
|
H A D | brcm,brcmstb-usb-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/phy/brcm,brcmstb-usb-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Broadcom STB USB PHY 9 description: Broadcom's PHY that handles EHCI/OHCI and/or XHCI 12 - Al Cooper <alcooperx@gmail.com> 13 - Rafał Miłecki <rafal@milecki.pl> 18 - brcm,bcm4908-usb-phy 19 - brcm,bcm7211-usb-phy [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/stingray/ |
H A D | stingray-sata.dtsi | 4 * Copyright(c) 2016-2017 Broadcom. All rights reserved. 16 * * Neither the name of Broadcom nor the names of its 34 compatible = "simple-bus"; 35 #address-cells = <1>; 36 #size-cells = <1>; 40 compatible = "brcm,iproc-ahci", "generic-ahci"; 42 reg-names = "ahci"; 44 #address-cells = <1>; 45 #size-cells = <0>; 48 sata0_port0: sata-port@0 { [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | rockchip-pcie-host.txt | 4 - #address-cells: Address representation for root ports, set to <3> 5 - #size-cells: Size representation for root ports, set to <2> 6 - #interrupt-cells: specifies the number of cells needed to encode an 8 - compatible: Should contain "rockchip,rk3399-pcie" 9 - reg: Two register ranges as listed in the reg-names property 10 - reg-names: Must include the following names 11 - "axi-base" 12 - "apb-base" 13 - clocks: Must contain an entry for each entry in clock-names. 14 See ../clocks/clock-bindings.txt for details. [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
H A D | armada-8040-db.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include "armada-8040.dtsi" 13 compatible = "marvell,armada8040-db", "marvell,armada8040", 14 "marvell,armada-ap806-quad", "marvell,armada-ap806"; 17 stdout-path = "serial0:115200n8"; 34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus { 35 compatible = "regulator-fixed"; 36 regulator-name = "cp0-usb3h0-vbus"; 37 regulator-min-microvolt = <5000000>; [all …]
|