Searched +full:phy +full:- +full:3 +full:p0 +full:- +full:supply (Results 1 – 5 of 5) sorted by relevance
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | dp-controller.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/msm/dp-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Kuogee Hsieh <quic_khsieh@quicinc.com> 11 - Abhinav Kumar <quic_abhinavk@quicinc.com> 20 - enum: 21 - qcom,sa8775p-dp 22 - qcom,sc7180-dp 23 - qcom,sc7280-dp [all …]
|
/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6q-bosch-acc.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Support for the i.MX6-based Bosch ACC board. 8 * Copyright (C) 2019-2021 Bosch Thermotechnik GmbH, Matthias Winker <matthias.winker@bosch.com> 12 /dts-v1/; 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/leds/common.h> 20 compatible = "bosch,imx6q-acc", "fsl,imx6q"; 37 backlight_lvds: backlight-lvds { 38 compatible = "pwm-backlight"; 40 brightness-levels = <0 61 499 1706 4079 8022 13938 22237 33328 47623 65535>; [all …]
|
/linux/arch/arm/boot/dts/aspeed/ |
H A D | aspeed-bmc-facebook-bletchley.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 /dts-v1/; 5 #include "aspeed-g6.dtsi" 6 #include <dt-bindings/gpio/aspeed-gpio.h> 7 #include <dt-bindings/usb/pd.h> 8 #include <dt-bindings/leds/leds-pca955x.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/i2c/i2c.h> 14 compatible = "facebook,bletchley-bmc", "aspeed,ast2600"; 29 iio-hwmon { [all …]
|
/linux/drivers/usb/dwc3/ |
H A D | core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * core.c - DesignWare USB3 DRD Controller Core file 5 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com 24 #include <linux/dma-mapping.h> 42 #include "../host/xhci-ext-caps.h" 47 * dwc3_get_dr_mode - Validates and sets dr_mode 53 struct device *dev = dwc->dev; in dwc3_get_dr_mode() 56 if (dwc->dr_mode == USB_DR_MODE_UNKNOWN) in dwc3_get_dr_mode() 57 dwc->dr_mode = USB_DR_MODE_OTG; in dwc3_get_dr_mode() 59 mode = dwc->dr_mode; in dwc3_get_dr_mode() [all …]
|
/linux/drivers/net/ethernet/broadcom/bnx2x/ |
H A D | bnx2x_reg.h | 3 * Copyright (c) 2007-2013 Broadcom Corporation 13 * R - Read only 14 * RC - Clear on read 15 * RW - Read/Write 16 * ST - Statistics register (clear on read) 17 * W - Write only 18 * WB - Wide bus register - the size is over 32 bits and it should be 20 * WR - Write Clear (write 1 to clear the bit) 29 #define ATC_ATC_INT_STS_REG_ATC_RCPL_TO_EMPTY_CNT (0x1<<3) 32 /* [RW 1] Initiate the ATC array - reset all the valid bits */ [all …]
|