/freebsd/sys/arm/freescale/vybrid/ |
H A D | vf_iomuxc.h | 31 #define IOMUXC_PTA6 0x000 /* Software MUX Pad Control Register 0 */ 32 #define IOMUXC_PTA8 0x004 /* Software MUX Pad Control Register 1 */ 33 #define IOMUXC_PTA9 0x008 /* Software MUX Pad Control Register 2 */ 34 #define IOMUXC_PTA10 0x00C /* Software MUX Pad Control Register 3 */ 35 #define IOMUXC_PTA11 0x010 /* Software MUX Pad Control Register 4 */ 36 #define IOMUXC_PTA12 0x014 /* Software MUX Pad Control Register 5 */ 37 #define IOMUXC_PTA16 0x018 /* Software MUX Pad Control Register 6 */ 38 #define IOMUXC_PTA17 0x01C /* Software MUX Pad Control Register 7 */ 39 #define IOMUXC_PTA18 0x020 /* Software MUX Pad Control Register 8 */ 40 #define IOMUXC_PTA19 0x024 /* Software MUX Pad Control Register 9 */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | micrel-ksz90x1.txt | 25 corresponding pad skew register: 27 Device Tree Value Delay Pad Skew Register Value 48 - rxc-skew-ps : Skew control of RXC pad 49 - rxdv-skew-ps : Skew control of RX CTL pad 50 - txc-skew-ps : Skew control of TXC pad 51 - txen-skew-ps : Skew control of TX CTL pad 52 - rxd0-skew-ps : Skew control of RX data 0 pad 53 - rxd1-skew-ps : Skew control of RX data 1 pad 54 - rxd2-skew-ps : Skew control of RX data 2 pad 55 - rxd3-skew-ps : Skew control of RX data 3 pad [all …]
|
/freebsd/contrib/ncurses/man/ |
H A D | curs_pad.3x | 63 \fBint prefresh(WINDOW *\fIpad\fB, int \fIpminrow\fB, int \fIpmincol\fB,\fR 65 \fBint pnoutrefresh(WINDOW *\fIpad\fB, int \fIpminrow\fB, int \fIpmincol\fB,\fR 68 \fBint pechochar(WINDOW *\fIpad\fB, chtype \fIch\fB);\fR 69 \fBint pecho_wchar(WINDOW *\fIpad\fB, const cchar_t *\fIwch\fB);\fR 74 .I pad 90 \fB\%newpad\fP creates and returns a pointer to a new pad data structure 97 creates and returns a pointer to a subwindow within a pad 104 the new pad is placed at position 109 changes made to one pad can affect both. 123 of the pad and screen are involved. [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | nvidia,tegra20-sdhci.txt | 51 - pinctrl-names, pinctrl-0, pinctrl-1 : Specify pad voltage 57 Tegra210 where pad config registers are in the pinmux register domain 62 - nvidia,pad-autocal-pull-up-offset-3v3, 63 nvidia,pad-autocal-pull-down-offset-3v3 : Specify drive strength 65 - nvidia,pad-autocal-pull-up-offset-1v8, 66 nvidia,pad-autocal-pull-down-offset-1v8 : Specify drive strength 68 - nvidia,pad-autocal-pull-up-offset-3v3-timeout, 69 nvidia,pad-autocal-pull-down-offset-3v3-timeout : Specify drive 72 - nvidia,pad-autocal-pull-up-offset-1v8-timeout, 73 nvidia,pad-autocal-pull-down-offset-1v8-timeout : Specify drive [all …]
|
H A D | nvidia,tegra20-sdhci.yaml | 112 nvidia,pad-autocal-pull-down-offset-1v8: 117 nvidia,pad-autocal-pull-down-offset-1v8-timeout: 122 nvidia,pad-autocal-pull-down-offset-3v3: 127 nvidia,pad-autocal-pull-down-offset-3v3-timeout: 132 nvidia,pad-autocal-pull-down-offset-sdr104: 136 nvidia,pad-autocal-pull-down-offset-hs400: 140 nvidia,pad-autocal-pull-up-offset-1v8: 145 nvidia,pad-autocal-pull-up-offset-1v8-timeout: 150 nvidia,pad-autocal-pull-up-offset-3v3: 162 nvidia,pad-autocal-pull-up-offset-3v3-timeout: [all …]
|
/freebsd/sys/arm64/nvidia/tegra210/ |
H A D | tegra210_xusbpadctl.c | 436 #define PAD(n, t, cn, rn, e, d) { \ macro 445 PAD("usb2", PADCTL_PAD_USB2, "trk", NULL, usb2_enable, usb2_disable), 446 PAD("hsic", PADCTL_PAD_HSIC, "trk", NULL, hsic_enable, hsic_disable), 447 PAD("pcie", PADCTL_PAD_PCIE, "pll", "phy", pcie_enable, pcie_disable), 448 PAD("sata", PADCTL_PAD_SATA, "pll", "phy", sata_enable, sata_disable), 467 struct padctl_pad *pad; member 543 uphy_pex_enable(struct padctl_softc *sc, struct padctl_pad *pad) in uphy_pex_enable() argument 555 rv = clk_enable(pad->clk); in uphy_pex_enable() 557 device_printf(sc->dev, "Cannot enable clock for pad '%s': %d\n", in uphy_pex_enable() 558 pad->name, rv); in uphy_pex_enable() [all …]
|
/freebsd/contrib/ncurses/ncurses/widechar/ |
H A D | lib_pecho_wchar.c | 39 pecho_wchar(WINDOW *pad, const cchar_t *wch) in NCURSES_EXPORT() 41 T((T_CALLED("pecho_wchar(%p, %s)"), (void *) pad, _tracech_t(wch))); in NCURSES_EXPORT() 43 if (pad == 0) in NCURSES_EXPORT() 46 if (!IS_PAD(pad)) in NCURSES_EXPORT() 47 returnCode(wecho_wchar(pad, wch)); in NCURSES_EXPORT() 49 wadd_wch(pad, wch); in NCURSES_EXPORT() 50 prefresh(pad, pad->_pad._pad_y, in NCURSES_EXPORT() 51 pad->_pad._pad_x, in NCURSES_EXPORT() 52 pad->_pad._pad_top, in NCURSES_EXPORT() 53 pad->_pad._pad_left, in NCURSES_EXPORT() [all …]
|
/freebsd/contrib/wpa/src/crypto/ |
H A D | aes-omac1.c | 16 static void gf_mulx(u8 *pad) in gf_mulx() argument 20 carry = pad[0] & 0x80; in gf_mulx() 22 pad[i] = (pad[i] << 1) | (pad[i + 1] >> 7); in gf_mulx() 23 pad[AES_BLOCK_SIZE - 1] <<= 1; in gf_mulx() 25 pad[AES_BLOCK_SIZE - 1] ^= 0x87; in gf_mulx() 47 u8 cbc[AES_BLOCK_SIZE], pad[AES_BLOCK_SIZE]; in omac1_aes_vector() local 89 os_memset(pad, 0, AES_BLOCK_SIZE); in omac1_aes_vector() 90 aes_encrypt(ctx, pad, pad); in omac1_aes_vector() 91 gf_mulx(pad); in omac1_aes_vector() 109 gf_mulx(pad); in omac1_aes_vector() [all …]
|
H A D | aes-siv.c | 20 static void dbl(u8 *pad) in dbl() argument 24 carry = pad[0] & 0x80; in dbl() 26 pad[i] = (pad[i] << 1) | (pad[i + 1] >> 7); in dbl() 27 pad[AES_BLOCK_SIZE - 1] <<= 1; in dbl() 29 pad[AES_BLOCK_SIZE - 1] ^= 0x87; in dbl() 54 static void pad_block(u8 *pad, const u8 *addr, size_t len) in pad_block() argument 56 os_memset(pad, 0, AES_BLOCK_SIZE); in pad_block() 57 os_memcpy(pad, addr, len); in pad_block() 60 pad[len] = 0x80; in pad_block()
|
/freebsd/usr.sbin/cxgbetool/ |
H A D | reg_defs_t4.c | 5147 { "Pad", 11, 1 }, 5151 { "Pad", 11, 1 }, 5155 { "Pad", 11, 1 }, 5159 { "Pad", 11, 1 }, 5163 { "Pad", 11, 1 }, 5167 { "Pad", 11, 1 }, 5171 { "Pad", 11, 1 }, 5175 { "Pad", 11, 1 }, 5179 { "Pad", 11, 1 }, 5183 { "Pad", 11, 1 }, [all …]
|
/freebsd/contrib/ncurses/ncurses/base/ |
H A D | lib_pad.c | 39 * newpad -- create a new pad 40 * pnoutrefresh -- refresh a pad, no update 41 * pechochar -- add a char to a pad and refresh 190 T(("pad being refreshed")); in pnoutrefresh() 194 _tracedump("...pad", win); in pnoutrefresh() 202 T(("pad being shifted by %d line(s)", displaced)); in pnoutrefresh() 209 * from the pad to newscr whenever the window is wide enough that in pnoutrefresh() 214 * really ugly. So. What we do is consider the pad "wide" if it in pnoutrefresh() 276 * Clean up debris from scrolling or resizing the pad, so we do not in pnoutrefresh() 298 * Use the pad's current position, if it will be visible. in pnoutrefresh() [all …]
|
/freebsd/crypto/openssl/crypto/asn1/ |
H A D | a_int.c | 51 * encoding, except if the first byte is >= 0x80 we need to add a zero pad. 63 * Padding is a little trickier too. If the first bytes is > 0x80 then we pad 65 * is non-zero we pad with 0xff. The reason for this distinction is that 0x80 70 * If |pad| is zero, the operation is effectively reduced to memcpy, 71 * and if |pad| is 0xff, then it performs two's complement, ~dst + 1. 77 size_t len, unsigned char pad) in twos_complement() argument 79 unsigned int carry = pad & 1; in twos_complement() 92 *(--dst) = (unsigned char)(carry += *(--src) ^ pad); in twos_complement() 100 unsigned int pad = 0; in i2c_ibuf() local 108 pad = 1; in i2c_ibuf() [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/arm/tegra/ |
H A D | nvidia,tegra186-pmc.txt | 42 == Pad Control == 44 On Tegra SoCs a pad is a set of pins which are configured as a group. 46 used to set pad power state and signaling voltage. A pad can be either 48 voltage configuration varies depending on the pad in question. 3.3 V and 52 Pad configurations are described with pin configuration nodes which 70 - pins: A list of strings, each of which contains the name of a pad 74 - low-power-enable: Configure the pad into power down mode 75 - low-power-disable: Configure the pad into active mode 79 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h. 86 Pad configuration state example:
|
H A D | nvidia,tegra186-pmc.yaml | 88 These are pad configuration nodes. On Tegra SoCs a pad is a set of 90 attribute of the hardware. The PMC can be used to set pad power 91 state and signaling voltage. A pad can be either in active or 93 configuration varies depending on the pad in question. 3.3 V and 97 Pad configurations are described with pin configuration nodes 125 description: Must contain the name of the pad(s) to be 129 description: Configure the pad into power down mode. 133 description: Configure the pad into active mode. 145 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h 176 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h>
|
/freebsd/sys/contrib/libsodium/src/libsodium/crypto_auth/hmacsha256/ |
H A D | auth_hmacsha256.c | 40 unsigned char pad[64]; in crypto_auth_hmacsha256_init() local 52 memset(pad, 0x36, 64); in crypto_auth_hmacsha256_init() 54 pad[i] ^= key[i]; in crypto_auth_hmacsha256_init() 56 crypto_hash_sha256_update(&state->ictx, pad, 64); in crypto_auth_hmacsha256_init() 59 memset(pad, 0x5c, 64); in crypto_auth_hmacsha256_init() 61 pad[i] ^= key[i]; in crypto_auth_hmacsha256_init() 63 crypto_hash_sha256_update(&state->octx, pad, 64); in crypto_auth_hmacsha256_init() 65 sodium_memzero((void *) pad, sizeof pad); in crypto_auth_hmacsha256_init()
|
/freebsd/sys/contrib/libsodium/src/libsodium/crypto_auth/hmacsha512/ |
H A D | auth_hmacsha512.c | 40 unsigned char pad[128]; in crypto_auth_hmacsha512_init() local 52 memset(pad, 0x36, 128); in crypto_auth_hmacsha512_init() 54 pad[i] ^= key[i]; in crypto_auth_hmacsha512_init() 56 crypto_hash_sha512_update(&state->ictx, pad, 128); in crypto_auth_hmacsha512_init() 59 memset(pad, 0x5c, 128); in crypto_auth_hmacsha512_init() 61 pad[i] ^= key[i]; in crypto_auth_hmacsha512_init() 63 crypto_hash_sha512_update(&state->octx, pad, 128); in crypto_auth_hmacsha512_init() 65 sodium_memzero((void *) pad, sizeof pad); in crypto_auth_hmacsha512_init()
|
/freebsd/contrib/bsddialog/lib/ |
H A D | menubox.c | 58 WINDOW *pad; /* pad for the private items */ member 59 int ypad; /* start pad line */ 60 int ys, ye, xs, xe; /* pad pos */ 308 wattron(m->pad, t.menu.desccolor); in drawseparators() 310 mvwhline(m->pad, i, 0, '-', m->line); in drawseparators() 312 mvwhline_set(m->pad, i, 0, WACS_HLINE, m->line); in drawseparators() 313 wattroff(m->pad, t.menu.desccolor); in drawseparators() 319 wmove(m->pad, i, (labellen < realw) ? realw/2 - labellen/2 : 0); in drawseparators() 320 wattron(m->pad, in drawseparators() [all...] |
/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | nvidia,tegra124-xusb-padctl.txt | 1 Device tree binding for NVIDIA Tegra XUSB pad controller 4 The Tegra XUSB pad controller manages a set of I/O lanes (with differential 6 is controlled by a HW block referred to as a "pad" in the Tegra hardware 7 documentation. Each such "pad" may control either one or multiple lanes, 13 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 20 Pads will be represented as children of the top-level XUSB pad controller 21 device tree node. Each lane exposed by the pad will be represented by its 26 pad controller and the XUSB controller as "ports". This is confusing since 64 - vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V. 70 - vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V. [all …]
|
H A D | nvidia,tegra186-xusb-padctl.yaml | 7 title: NVIDIA Tegra186 XUSB pad controller 14 The Tegra XUSB pad controller manages a set of I/O lanes (with differential 16 is controlled by a HW block referred to as a "pad" in the Tegra hardware 17 documentation. Each such "pad" may control either one or multiple lanes, 23 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller 30 Pads will be represented as children of the top-level XUSB pad controller 31 device tree node. Each lane exposed by the pad will be represented by its 36 pad controller and the XUSB controller as "ports". This is confusing since 49 - description: pad controller registers 54 - description: XUSB pad controller interrupt [all …]
|
/freebsd/contrib/bearssl/src/x509/ |
H A D | asn1.t0 | 115 addr: pad 379 \ and processed, but not the length. The first pad byte is set to the 381 \ exceeds 255 bytes, then a single 0 is written in the pad, and this 386 dup 255 > if skip-close-elt 0 addr-pad set8 0 ret then 387 dup addr-pad set8 388 addr-pad 1+ read-blob 392 \ value is returned, which is true (-1) if the OID value fits on the pad, 470 \ Add byte to current pad value. Offset is updated, or set to 0 on error. 471 : pad-append ( off val -- off ) 473 over addr-pad + set8 1+ ; [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyLateEHPrepare.cpp | 61 // Returns the nearest EH pad that dominates this instruction. This does not use 63 // EH pad. This assumes valid EH scopes so the first EH pad it arrives in all 65 // Returns nullptr in case it does not find any EH pad in the search, or finds 163 // Hoist catch instructions to the beginning of their matching EH pad BBs in 165 // (1) catch instruction is not the first instruction in EH pad. 170 // (2) catch instruction is in a non-EH pad BB. For example, 185 assert(EHPad && "No matching EH pad for catch"); in hoistCatches() 187 // Skip EH_LABELs in the beginning of an EH pad if present. We don't use in hoistCatches() 189 // EH_LABEL instruction in the beginning of an EH pad. in hoistCatches() 209 // Skip EH_LABELs in the beginning of an EH pad if present. in addCatchAlls() [all …]
|
/freebsd/crypto/openssl/test/recipes/30-test_evp_data/ |
H A D | evpciph_aes_wrap.txt | 59 Cipher = id-aes192-wrap-pad 64 Cipher = id-aes192-wrap-pad 132 Cipher = AES-128-WRAP-PAD-INV 138 Cipher = AES-128-WRAP-PAD-INV 145 Cipher = AES-192-WRAP-PAD-INV 152 Cipher = AES-256-WRAP-PAD-INV 159 Cipher = AES-128-WRAP-PAD-INV 165 Cipher = AES-192-WRAP-PAD-INV 171 Cipher = AES-256-WRAP-PAD-INV
|
/freebsd/crypto/openssl/crypto/bn/asm/ |
H A D | via-mont.pl | 98 $pad=16*1; # amount of reserved bytes on top of every vector 110 # &DWP(64+(4*$num+$pad)*0,"esp") # padded tp[num] 111 # &DWP(64+(4*$num+$pad)*1,"esp") # padded copy of ap[num] 112 # &DWP(64+(4*$num+$pad)*2,"esp") # padded copy of bp[num] 113 # &DWP(64+(4*$num+$pad)*3,"esp") # padded copy of np[num] 141 &lea ("ecx",&DWP($pad,"","ecx",4)); # ecx becomes vector size in bytes 158 &lea ("ebp",&DWP(-$pad,"ecx")); 164 &lea ("ecx",&DWP((32+$pad)/4,"ecx"));# padded tp + scratch 168 &lea ("edi",&DWP(64+$pad,"esp","ecx",4));# pointer to ap copy 171 &mov ("ecx",$pad/4); [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
H A D | EHStreamer.h | 42 /// Structure holding a try-range and the associated landing pad. 44 // The index of the landing pad. 47 // The index of the begin and end labels in the landing pad's label lists. 66 // LPad contains the landing pad start labels. 67 const LandingPadInfo *LPad; // Null indicates that there is no landing pad. 94 /// landing pad site. 104 /// invoke has a try-range containing the call, a non-zero landing pad and an 106 /// containing the call and zero for the landing pad and the action. Calls 122 /// 1. The landing pad site information describes the range of code covered 125 /// pad that handles the exception once processed. Finally an index into [all …]
|
/freebsd/crypto/openssl/test/recipes/ |
H A D | 15-test_rsaoaep.t | 50 '-pkeyopt', 'pad-mode:oaep', 63 '-pkeyopt', 'pad-mode:oaep', 75 '-pkeyopt', 'pad-mode:oaep', 85 '-pkeyopt', 'pad-mode:oaep', 98 '-pkeyopt', 'pad-mode:oaep', 109 '-pkeyopt', 'pad-mode:oaep', 121 '-pkeyopt', 'pad-mode:oaep', 133 '-pkeyopt', 'pad-mode:oaep', 145 '-pkeyopt', 'pad-mode:oaep', 154 '-pkeyopt', 'pad-mode:oaep',
|