| /freebsd/sys/contrib/device-tree/src/arm/nuvoton/ |
| H A D | nuvoton-npcm750-runbmc-olympus-pincfg.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 gpio0ol_pins: gpio0ol-pins { 7 pins = "GPIO0/IOX1DI"; 8 bias-disable; 9 output-low; 11 gpio1ol_pins: gpio1ol-pins { 12 pins = "GPIO1/IOX1LD"; 13 bias-disable; 14 output-low; 16 gpio2ol_pins: gpio2ol-pins { [all …]
|
| H A D | nuvoton-npcm750-pincfg-evb.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 pin8_input: pin8-input { 7 pins = "GPIO8/LKGPO1"; 8 bias-disable; 9 input-enable; 11 pin9_output_high: pin9-output-high { 12 pins = "GPIO9/LKGPO2"; 13 bias-disable; 14 output-high; 16 pin10_input: pin10-input { [all …]
|
| H A D | nuvoton-npcm730-kudo.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 /dts-v1/; 5 #include "nuvoton-npcm730.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 41 stdout-path = &serial3; 48 iio-hwmon { 49 compatible = "iio-hwmon"; 50 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, 55 compatible = "nuvoton,npcm750-jtag-master"; 56 #address-cells = <1>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | ste,abx500.txt | 4 - compatible: "stericsson,ab8500-gpio", "stericsson,ab8540-gpio", 5 "stericsson,ab8505-gpio", "stericsson,ab9540-gpio", 7 Please refer to pinctrl-bindings.txt in this directory for details of the 12 and pin configuration bindings, see pinctrl-bindings.txt 17 pinctrl-names = "default"; 18 …pinctrl-0 = <&sysclkreq2_default_mode>, <&sysclkreq3_default_mode>, <&gpio3_default_mode>, <&syscl… 27 pins = "GPIO1"; 28 bias-disable; 39 pins = "GPIO2"; 40 output-low; [all …]
|
| H A D | ste,nomadik.txt | 4 - compatible: "stericsson,db8500-pinctrl", "stericsson,db8540-pinctrl", 5 "stericsson,stn8815-pinctrl" 6 - nomadik-gpio-chips: array of phandles to the corresponding GPIO chips 8 - prcm: phandle to the PRCMU managing the back end of this pin controller 10 Please refer to pinctrl-bindings.txt in this directory for details of the 16 pin, a group, or a list of pins or groups. This configuration can include the 18 parameters, such as input, output, pull up, pull down... 23 (see pinctrl-bindings.txt): 26 - function: A string containing the name of the function to mux to the 28 - groups : An array of strings. Each string contains the name of a pin [all …]
|
| H A D | canaan,k210-fpioa.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/canaan,k210-fpio [all...] |
| H A D | renesas,rza1-pinctrl.txt | 5 Pin multiplexing and GPIO configuration is performed on a per-pin basis 6 writing configuration values to per-port register sets. 7 Each "port" features up to 16 pins, each of them configurable for GPIO 12 ------------------- 15 - compatible: should be: 16 - "renesas,r7s72100-ports": for RZ/A1H 17 - "renesas,r7s72101-ports", "renesas,r7s72100-ports": for RZ/A1M 18 - "renesas,r7s72102-ports": for RZ/A1L 20 - reg 27 pinctrl: pin-controller@fcfe3000 { [all …]
|
| H A D | sprd,sc9860-pinctrl.txt | 7 - compatible: Must be "sprd,sc9860-pinctrl". 8 - reg: The register address of pin controller device. 9 - pins : An array of strings, each string containing the name of a pin. 12 - function: A string containing the name of the function, values must be 14 - drive-strength: Drive strength in mA. Supported values: 2, 4, 6, 8, 10, 16 - input-schmitt-disable: Enable schmitt-trigger mode. 17 - input-schmitt-enable: Disable schmitt-trigger mode. 18 - bias-disable: Disable pin bias. 19 - bias-pull-down: Pull down on pin. 20 - bias-pull-up: Pull up on pin. Supported values: 20000 for pull-up resistor [all …]
|
| H A D | microchip,pic32-pinctrl.txt | 3 Please refer to pinctrl-bindings.txt, ../gpio/gpio.txt, and 4 ../interrupt-controller/interrupts.txt for generic information regarding 7 PIC32 'pin configuration node' is a node of a group of pins which can be 9 pins, optional function, and optional mux related configuration. 12 - compatible: "microchip,pic32mada-pinctrl" 13 - reg: Address range of the pinctrl registers. 14 - clocks: Clock specifier (see clock bindings for details) 16 Required properties for pin configuration sub-nodes: 17 - pins: List of pins to which the configuration applies. 19 Optional properties for pin configuration sub-nodes: [all …]
|
| H A D | qcom,pmic-mpp.txt | 1 Qualcomm PMIC Multi-Purpose Pin (MPP) block 6 - compatible: 10 "qcom,pm8018-mpp", 11 "qcom,pm8019-mpp", 12 "qcom,pm8038-mpp", 13 "qcom,pm8058-mpp", 14 "qcom,pm8821-mpp", 15 "qcom,pm8841-mpp", 16 "qcom,pm8916-mpp", 17 "qcom,pm8917-mpp", [all …]
|
| H A D | qcom,apq8084-pinctrl.txt | 6 - compatible: 9 Definition: must be "qcom,apq8084-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: 30 in <dt-bindings/interrupt-controller/irq.h> 32 - gpio-controller: [all …]
|
| H A D | qcom,msm8960-pinctrl.txt | 6 - compatible: 9 Definition: must be "qcom,msm8960-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: 30 in <dt-bindings/interrupt-controller/irq.h> 32 - gpio-controller: [all …]
|
| H A D | qcom,mdm9615-pinctrl.txt | 6 - compatible: 9 Definition: must be "qcom,mdm9615-pinctrl" 11 - reg: 13 Value type: <prop-encoded-array> 16 - interrupts: 18 Value type: <prop-encoded-array> 21 - interrupt-controller: 26 - #interrupt-cells: 30 in <dt-bindings/interrupt-controller/irq.h> 32 - gpio-controller: [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | msm8996-sony-xperia-tone.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/leds/common.h> 15 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 16 #include <dt-binding [all...] |
| H A D | msm8916-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 8 blsp1_uart1_default: blsp1-uart1-default-state { 10 pins = "gpio0", "gpio1", "gpio2", "gpio3"; 13 drive-strength = <16>; 14 bias-disable; 17 blsp1_uart1_sleep: blsp1-uart1-sleep-state { 18 pins = "gpio0", "gpio1", "gpio2", "gpio3"; 21 drive-strength = <2>; 22 bias-pull-down; [all …]
|
| H A D | sm4250.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 41 compatible = "qcom,sm4250-lpass-lpi-pinctrl"; 42 gpio-ranges = <&lpass_tlmm 0 0 27>; 44 lpi_i2s2_active: lpi-i2s2-active-state { 45 sck-pins { 46 pins = "gpio10"; 48 bias-disable; 49 drive-strength = <8>; 50 output-high; 53 ws-pins { [all …]
|
| H A D | ipq9574-rdp433.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved. 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include "ipq9574-rdp-common.dtsi" 15 model = "Qualcomm Technologies, Inc. IPQ9574/AP-AL02-C7"; 16 compatible = "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; 24 pinctrl-0 = <&pcie1_default>; 25 pinctrl-names = "default"; 27 perst-gpios = <&tlmm 26 GPIO_ACTIVE_LOW>; [all …]
|
| H A D | msm8916-thwc-ufi001c.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 /dts-v1/; 5 #include "msm8916-ufi.dtsi" 8 model = "ufi-001c/ufi-001b 4G Modem Stick"; 29 pinctrl-0 = <&sim_ctrl_default>; 30 pinctrl-name [all...] |
| /freebsd/sys/contrib/device-tree/src/mips/mscc/ |
| H A D | serval_common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 20 stdout-path = "serial0:115200n8"; 23 i2c0_imux: i2c0-imux { 24 compatible = "i2c-mux-pinctrl"; 25 #address-cells = <1>; 26 #size-cells = <0>; 27 i2c-parent = <&i2c0>; 28 pinctrl-names = 31 pinctrl-0 = <&i2cmux_0>; 32 pinctrl-1 = <&i2cmux_1>; [all …]
|
| H A D | jaguar2_pcb111.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 11 compatible = "mscc,jr2-pcb111", "mscc,jr2"; 22 i2c0_imux: i2c0-imux { 23 compatible = "i2c-mux-pinctrl"; 24 #address-cells = <1>; 25 #size-cells = <0>; 26 i2c-parent = <&i2c0>; 27 pinctrl-names = 29 pinctrl-0 = <&i2cmux_0>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
| H A D | s32gxxxa-evb.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 11 can0_pins: can0-pins { 12 can0-grp0 { 14 output-enable; 15 slew-rate = <133>; 18 can0-grp1 { 20 input-enable; 21 slew-rate = <133>; 24 can0-grp2 { 29 can2_pins: can2-pins { [all …]
|
| H A D | s32gxxxa-rdb.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 11 can0_pins: can0-pins { 12 can0-grp0 { 14 output-enable; 15 slew-rate = <133>; 18 can0-grp1 { 20 input-enable; 21 slew-rate = <133>; 24 can0-grp2 { 29 can1_pins: can1-pins { [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt8192-asurada.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/spmi/spmi.h> 25 stdout-path = "serial0:115200n8"; 33 backlight_lcd0: backlight-lcd0 { 34 compatible = "pwm-backlight"; 36 power-supply = <&ppvar_sys>; 37 enable-gpios = <&pio 152 0>; 38 brightness-levels = <0 1023>; [all …]
|
| /freebsd/sys/sys/ |
| H A D | gpio.h | 3 /*- 4 * SPDX-License-Identifier: (BSD-2-Clause AND ISC) 67 #define GPIO_PIN_OUTPUT 0x00000002 /* output direction */ 68 #define GPIO_PIN_OPENDRAIN 0x00000004 /* open-drain output */ 69 #define GPIO_PIN_PUSHPULL 0x00000008 /* push-pull output */ 70 #define GPIO_PIN_TRISTATE 0x00000010 /* output disabled */ 71 #define GPIO_PIN_PULLUP 0x00000020 /* internal pull-up enabled */ 72 #define GPIO_PIN_PULLDOWN 0x00000040 /* internal pull-down enabled */ 74 #define GPIO_PIN_INVOUT 0x00000100 /* invert output */ 77 #define GPIO_PIN_PRESET_HIGH 0x00000800 /* low before enabling output */ [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/st/ |
| H A D | ste-href-ab8500.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include "ste-ab8500.dtsi" 13 pinctrl-names = "default", "sleep"; 14 pinctrl-0 = <&usb_a_1_default>; 15 pinctrl-1 = <&usb_a_1_sleep>; 20 regulator-nam [all...] |