Home
last modified time | relevance | path

Searched +full:operating +full:- +full:mode (Results 1 – 25 of 733) sorted by relevance

12345678910>>...30

/linux/arch/mips/include/asm/octeon/
H A Dcvmx-spi.h7 * Copyright (c) 2003-2008 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
35 #include <asm/octeon/cvmx-gmxx-defs.h>
37 /* CSR typedefs have been moved to cvmx-csr-*.h */
49 int (*reset_cb) (int interface, cvmx_spi_mode_t mode);
52 int (*calendar_setup_cb) (int interface, cvmx_spi_mode_t mode,
56 int (*clock_detect_cb) (int interface, cvmx_spi_mode_t mode,
60 int (*training_cb) (int interface, cvmx_spi_mode_t mode, int timeout);
63 int (*calendar_sync_cb) (int interface, cvmx_spi_mode_t mode,
[all …]
/linux/include/media/i2c/
H A Dupd64083.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * upd6408x - NEC Electronics 3-Dimensional Y/C separation input defines
12 to select the correct routing: the operating mode and the selection
15 The first two operating mode
[all...]
/linux/Documentation/devicetree/bindings/opp/
H A Dopp-v2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/opp/opp-v2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic OPP (Operating Performance Points)
10 - Viresh Kumar <viresh.kumar@linaro.org>
13 - $ref: opp-v2-base.yaml#
17 const: operating-points-v2
22 - |
24 * Example 1: Single cluster Dual-core ARM cortex A9, switch DVFS states
[all …]
H A Dopp-v2-base.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/opp/opp-v2-base.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic OPP (Operating Performance Points) Common Properties
10 - Viresh Kumar <viresh.kumar@linaro.org>
13 Devices work at voltage-current-frequency combinations and some implementations
14 have the liberty of choosing these. These combinations are called Operating
25 pattern: '^opp-table(-[a-z0-9]+)?$'
27 opp-shared:
[all …]
/linux/Documentation/devicetree/bindings/regulator/
H A Dsamsung,s5m8767.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
23 "^LDO([1-9]|1[0-9]|2[0-8])$":
36 Describes the different operating modes of the LDO's with power mode
38 0 - always off mode
39 1 - on in normal mode
40 2 - low power mode
41 3 - suspend mode
[all …]
H A Drichtek,rt5190a-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/regulator/richtek,rt5190a-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - ChiYuan Huang <cy_huang@richtek.com>
23 - richtek,rt5190a
31 vin2-supply:
34 vin3-supply:
37 vin4-supply:
40 vinldo-supply:
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-intel_th-devices-msc1 What: /sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/wrap
7 What: /sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/mode
11 Description: (RW) Configure MSC operating mode:
13 - "single", for contiguous buffer mode (high-order alloc);
14 - "multi", for multiblock mode;
15 - "ExI", for DCI handler mode;
16 - "debug", for debug mode;
17 - any of the currently loaded buffer sinks.
19 If operating mode changes, existing buffer is deallocated,
23 What: /sys/bus/intel_th/devices/<intel_th_id>-msc<msc-id>/nr_pages
[all …]
H A Dsysfs-class-regulator20 supplying power to the system (unless some non-Linux
38 - off
39 - on
40 - error
41 - fast
42 - normal
43 - idle
44 - standby
50 and the regulator can't report a detailed operation mode.
52 "error" indicates an out-of-regulation status such as being
[all …]
/linux/drivers/regulator/
H A Dmcp16502.c1 // SPDX-License-Identifier: GPL-2.0
9 // Inspired from tps65086-regulator.c
30 * Performance, Active, Low-power, Hibernate.
33 * Each regulator has a register for each power mode. To access a register
34 * for a specific regulator and mode BASE_* and OFFSET_* need to be added.
36 * Operating modes:
37 * In order for the PMIC to transition to operating modes it has to be
41 * a low-power state while the PMIC is in Active mode. They are supposed to be
42 * configured at startup and then simply transition to/from a global low-power
45 * This driver keeps the PMIC in Active mode, Low-power state is set for the
[all …]
H A Dmax77802-regulator.c1 // SPDX-License-Identifier: GPL-2.0+
3 // max77802.c - Regulator driver for the Maxim 77802
5 // Copyright (C) 2013-2014 Google, Inc
24 #include <linux/mfd/max77686-private.h>
25 #include <dt-bindings/regulator/maxim,max77802.h>
65 static inline unsigned int max77802_map_mode(unsigned int mode) in max77802_map_mode() argument
67 return mode == MAX77802_OPMODE_NORMAL ? in max77802_map_mode()
83 return -EINVAL; in max77802_get_opmode_shift()
87 * max77802_set_suspend_disable - Disable the regulator during system suspend
100 if (WARN_ON_ONCE(id >= ARRAY_SIZE(max77802->opmode))) in max77802_set_suspend_disable()
[all …]
/linux/Documentation/hwmon/
H A Ddrivetemp.rst1 .. SPDX-License-Identifier: GPL-2.0
8 ----------
10 ANS T13/1699-D
11 Information technology - AT Attachment 8 - ATA/ATAPI Command Set (ATA8-ACS)
14 Information technology - SCSI Primary Commands - 4 (SPC-4)
17 Information technology - SCSI / ATA Translation - 5 (SAT-5)
21 -----------
34 ----------
41 driver is still possible _after_ it transitioned to standby mode, and
42 reading the drive temperature in this mode will not cause the drive to
[all …]
/linux/arch/mips/cavium-octeon/executive/
H A Dcvmx-spi.c7 * Copyright (c) 2003-2008 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
34 #include <asm/octeon/cvmx-config.h>
36 #include <asm/octeon/cvmx-pko.h>
37 #include <asm/octeon/cvmx-spi.h>
39 #include <asm/octeon/cvmx-spxx-defs.h>
40 #include <asm/octeon/cvmx-stxx-defs.h>
41 #include <asm/octeon/cvmx-srxx-defs.h>
96 * @mode: The operating mode for the SPI interface. The interface
[all …]
/linux/arch/arm64/boot/dts/apple/
H A Dt600x-common.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
11 #address-cells = <2>;
12 #size-cells = <2>;
19 #address-cells = <2>;
20 #size-cells = <0>;
22 cpu-map {
67 enable-method = "spin-table";
68 cpu-release-addr = <0 0>; /* To be filled by loader */
69 next-level-cache = <&l2_cache_0>;
70 i-cache-size = <0x20000>;
[all …]
/linux/Documentation/tools/rtla/
H A Drtla-osnoise.rst2 rtla-osnoise
4 ------------------------------------------------------------------
5 Measure the operating system noise
6 ------------------------------------------------------------------
12 **rtla osnoise** [*MODE*] ...
20 a summary of the noise of the operating system, including the counters of
23 mode displays information about the periodic summary from the *osnoise* tracer.
24 The **rtla osnoise hist** mode displays information about the noise using
38 If no MODE is given, the top mode is called, passing the arguments.
43 **-h**, **--help**
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dfsl,vf610-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/fsl,vf610-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Haibo Chen <haibo.chen@nxp.com>
18 - items:
19 - enum:
20 - fsl,imx6sx-adc
21 - fsl,imx6ul-adc
22 - const: fsl,vf610-adc
[all …]
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dthine,thc63lvd1024.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
19 Single or dual operation mode, output data mapping and DDR output modes are
32 When operating in single input mode, all pixels are received on port@0,
33 and port@1 shall not contain any endpoint. In dual input mode,
34 even-numbered pixels are received on port@0 and odd-numbered pixels on
37 When operating in single output mode all pixels are output from the first
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstih418-b2264.dts1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
11 compatible = "st,stih418-b2264", "st,stih418";
14 stdout-path = &sbc_serial0;
24 operating-points-v2 = <&cpu_opp_table>;
25 /* u-boot puts hpen in SBC dmem at 0xb8 offset */
26 cpu-release-addr = <0x94100b8>;
29 operating-points-v2 = <&cpu_opp_table>;
30 /* u-boot puts hpen in SBC dmem at 0xb8 offset */
[all …]
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-sm1-khadas-vim3l.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include "meson-sm1.dtsi"
10 #include "meson-khadas-vim3.dtsi"
11 #include <dt-bindings/sound/meson-g12a-tohdmitx.h>
17 vddcpu: regulator-vddcpu {
21 compatible = "pwm-regulator";
23 regulator-name = "VDDCPU";
24 regulator-min-microvolt = <690000>;
25 regulator-max-microvolt = <1050000>;
[all …]
/linux/drivers/mfd/
H A Datmel-flexcom.c1 // SPDX-License-Identifier: GPL-2.0-only
19 #include <dt-bindings/mfd/atmel-flexcom.h>
22 #define FLEX_MR 0x0 /* Mode Register */
25 /* Mode Register bit fields */
26 #define FLEX_MR_OPMODE_OFFSET (0) /* Operating Mode */
39 struct device_node *np = pdev->dev.of_node; in atmel_flexcom_probe()
43 ddata = devm_kzalloc(&pdev->dev, sizeof(*ddata), GFP_KERNEL); in atmel_flexcom_probe()
45 return -ENOMEM; in atmel_flexcom_probe()
49 err = of_property_read_u32(np, "atmel,flexcom-mode", &ddata->opmode); in atmel_flexcom_probe()
53 if (ddata->opmode < ATMEL_FLEXCOM_MODE_USART || in atmel_flexcom_probe()
[all …]
/linux/Documentation/sound/soc/
H A Ddai.rst35 I2S has several different operating modes:-
56 is sometimes referred to as network mode).
58 Common PCM operating modes:-
60 Mode A
63 Mode B
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra30-emc.yaml1 # SPDX-License-Identifier: (GPL-2.0)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/nvidia,tegra30-emc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dmitry Osipenko <digetx@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
12 - Thierry Reding <thierry.reding@gmail.com>
15 The EMC interfaces with the off-chip SDRAM to service the request stream
16 sent from Memory Controller. The EMC also has various performance-affecting
23 const: nvidia,tegra30-emc
[all …]
/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_taprio.c1 // SPDX-License-Identifier: GPL-2.0+
12 #define LAN966X_TAPRIO_MAX_CYCLE_TIME_NS (NSEC_PER_SEC - 1)
43 return port->chip_port * LAN966X_TAPRIO_ENTRIES_PER_PORT + entry; in lan966x_taprio_list_index()
48 struct lan966x *lan966x = port->lan966x; in lan966x_taprio_list_state_get()
58 struct lan966x *lan966x = port->lan966x; in lan966x_taprio_list_index_state_get()
70 struct lan966x *lan966x = port->lan966x; in lan966x_taprio_list_state_set()
80 struct lan966x *lan966x = port->lan966x; in lan966x_taprio_list_shutdown()
81 bool pending, operating; in lan966x_taprio_list_shutdown() local
93 operating = false; in lan966x_taprio_list_shutdown()
105 operating = true; in lan966x_taprio_list_shutdown()
[all …]
/linux/arch/arm/mach-pxa/
H A Dsleep.S2 * Low-level PXA250/210 sleep/wakeUp support
17 #include "pxa2xx-regs.h"
28 * pxa3xx_finish_suspend() - forces CPU into sleep state (S2D3C4)
31 mov r0, #0x06 @ S2D3C4 mode
49 @ prepare value for sleep mode
50 mov r1, r0 @ sleep mode
59 @ enable SDRAM self-refresh mode
62 @ set SDCLKx divide-by-2 bits (this is part of a workaround for Errata 50)
67 @ with core operating above 91 MHz
90 @ prepare value for sleep mode
[all …]
/linux/arch/arm/boot/dts/samsung/
H A Dexynos4412.dtsi1 // SPDX-License-Identifier: GPL-2.0
23 #address-cells = <1>;
24 #size-cells = <0>;
26 cpu-map {
45 compatible = "arm,cortex-a9";
48 clock-names = "cpu";
49 operating-points-v2 = <&cpu0_opp_table>;
50 #cooling-cells = <2>; /* min followed by max */
55 compatible = "arm,cortex-a9";
58 clock-names = "cpu";
[all …]
/linux/Documentation/virt/kvm/x86/
H A Dtimekeeping.rst1 .. SPDX-License-Identifier: GPL-2.0
4 Timekeeping Virtualization for X86-Based Architectures
32 information relevant to KVM and hardware-based virtualization.
41 2.1. i8254 - PIT
42 ----------------
46 channels which can be programmed to deliver periodic or one-shot interrupts.
53 The PIT uses I/O ports 0x40 - 0x43. Access to the 16-bit counters is done
59 -------------- ----------------
61 | 1.1932 MHz|---------->| CLOCK OUT | ---------> IRQ 0
63 -------------- | +->| GATE TIMER 0 |
[all …]

12345678910>>...30