Home
last modified time | relevance | path

Searched +full:npcm750 +full:- +full:clk (Results 1 – 25 of 26) sorted by relevance

12

/linux/arch/arm/boot/dts/nuvoton/
H A Dnuvoton-common-npcm7xx.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h>
7 #include <dt-bindings/reset/nuvoton,npcm7xx-reset.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
12 interrupt-parent = <&gic>;
16 compatible = "fixed-clock";
17 #clock-cells = <0>;
18 clock-frequency = <25000000>;
[all …]
H A Dnuvoton-npcm750.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include "nuvoton-common-npcm7xx.dtsi"
8 #address-cells = <1>;
9 #size-cells = <1>;
10 interrupt-parent = <&gic>;
13 #address-cells = <1>;
14 #size-cells = <0>;
15 enable-method = "nuvoton,npcm750-smp";
19 compatible = "arm,cortex-a9";
20 clocks = <&clk NPCM7XX_CLK_CPU>;
[all …]
H A Dnuvoton-npcm730.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include "nuvoton-common-npcm7xx.dtsi"
7 #address-cells = <1>;
8 #size-cells = <1>;
9 interrupt-parent = <&gic>;
12 #address-cells = <1>;
13 #size-cells = <0>;
14 enable-method = "nuvoton,npcm750-smp";
18 compatible = "arm,cortex-a9";
19 clocks = <&clk NPCM7XX_CLK_CPU>;
[all …]
H A Dnuvoton-npcm730-kudo.dts1 // SPDX-License-Identifier: GPL-2.0
4 /dts-v1/;
5 #include "nuvoton-npcm730.dtsi"
7 #include <dt-bindings/gpio/gpio.h>
41 stdout-path = &serial3;
48 iio-hwmon {
49 compatible = "iio-hwmon";
50 io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,
55 compatible = "nuvoton,npcm750-jtag-master";
56 #address-cells = <1>;
[all …]
/linux/arch/arm64/boot/dts/nuvoton/
H A Dnuvoton-common-npcm8xx.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/clock/nuvoton,npcm845-clk.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
9 #address-cells = <2>;
10 #size-cells = <2>;
11 interrupt-parent = <&gic>;
14 #address-cells = <2>;
15 #size-cells = <2>;
16 compatible = "simple-bus";
[all …]
/linux/Documentation/devicetree/bindings/arm/cpu-enable-method/
H A Dnuvoton,npcm750-smp2 Secondary CPU enable-method "nuvoton,npcm750-smp" binding
5 To apply to all CPUs, a single "nuvoton,npcm750-smp" enable method should be
8 Enable method name: "nuvoton,npcm750-smp"
9 Compatible machines: "nuvoton,npcm750"
10 Compatible CPUs: "arm,cortex-a9"
14 This enable method needs valid nodes compatible with "arm,cortex-a9-scu" and
15 "nuvoton,npcm750-gcr".
20 #address-cells = <1>;
21 #size-cells = <0>;
22 enable-method = "nuvoton,npcm750-smp";
[all …]
/linux/Documentation/devicetree/bindings/watchdog/
H A Dnuvoton,npcm-wdt.txt3 Nuvoton NPCM timer module provides five 24-bit timer counters, and a watchdog.
4 The watchdog supports a pre-timeout interrupt that fires 10ms before the
8 - compatible : "nuvoton,npcm750-wdt" for NPCM750 (Poleg), or
9 "nuvoton,wpcm450-wdt" for WPCM450 (Hermon), or
10 "nuvoton,npcm845-wdt" for NPCM845 (Arbel).
11 - reg : Offset and length of the register set for the device.
12 - interrupts : Contain the timer interrupt with flags for
16 - clocks : phandle of timer reference clock.
17 - clock-frequency : The frequency in Hz of the clock that drives the NPCM7xx
21 - timeout-sec : Contains the watchdog timeout in seconds
[all …]
/linux/Documentation/devicetree/bindings/timer/
H A Dnuvoton,npcm7xx-timer.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/timer/nuvoton,npcm7xx-timer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jonathan Neuschäfer <j.neuschaefer@gmx.net>
11 - Tomer Maimon <tmaimon77@gmail.com>
16 - nuvoton,wpcm450-timer # for Hermon WPCM450
17 - nuvoton,npcm750-timer # for Poleg NPCM750
18 - nuvoton,npcm845-timer # for Arbel NPCM845
25 - description: The timer interrupt of timer 0
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dnuvoton,npcm750-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/nuvoton,npcm750-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tomer Maimon <tmaimon77@gmail.com>
13 The NPCM7XX ADC is a 10-bit converter and NPCM8XX ADC is a 12-bit converter,
19 - nuvoton,npcm750-adc
20 - nuvoton,npcm845-adc
36 vref-supply:
39 "#io-channel-cells":
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Dnpcm,sdhci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tomer Maimon <tmaimon77@gmail.com>
13 - $ref: mmc-controller.yaml#
18 - nuvoton,npcm750-sdhci
19 - nuvoton,npcm845-sdhci
31 - compatible
32 - reg
33 - interrupts
[all …]
/linux/Documentation/devicetree/bindings/peci/
H A Dnuvoton,npcm-peci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/peci/nuvoton,npcm-peci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tomer Maimon <tmaimon77@gmail.com>
13 - $ref: peci-controller.yaml#
18 - nuvoton,npcm750-peci
19 - nuvoton,npcm845-peci
32 cmd-timeout-ms:
38 - compatible
[all …]
/linux/Documentation/devicetree/bindings/spi/
H A Dnuvoton,npcm-pspi.txt6 - compatible : "nuvoton,npcm750-pspi" for Poleg NPCM7XX.
7 "nuvoton,npcm845-pspi" for Arbel NPCM8XX.
8 - #address-cells : should be 1. see spi-bus.txt
9 - #size-cells : should be 0. see spi-bus.txt
10 - specifies physical base address and size of the register.
11 - interrupts : contain PSPI interrupt.
12 - clocks : phandle of PSPI reference clock.
13 - clock-names: Should be "clk_apb5".
14 - pinctrl-names : a pinctrl state named "default" must be defined.
15 - pinctrl-0 : phandle referencing pin configuration of the device.
[all …]
H A Dnuvoton,npcm-fiu.txt14 - compatible : "nuvoton,npcm750-fiu" for Poleg NPCM7XX BMC
15 "nuvoton,npcm845-fiu" for Arbel NPCM8XX BMC
16 - #address-cells : should be 1.
17 - #size-cells : should be 0.
18 - reg : the first contains the register location and length,
20 - reg-names: Should contain the reg names "control" and "memory"
21 - clocks : phandle of FIU reference clock.
24 - pinctrl-names : a pinctrl state named "default" must be defined.
25 - pinctrl-0 : phandle referencing pin configuration of the device.
28 - nuvoton,spix-mode: enable spix-mode for an expansion bus to an ASIC or CPLD.
[all …]
/linux/Documentation/devicetree/bindings/hwmon/
H A Dnpcm750-pwm-fan.txt3 The Nuvoton BMC NPCM7XX supports 8 Pulse-width modulation (PWM)
6 The Nuvoton BMC NPCM8XX supports 12 Pulse-width modulation (PWM)
9 Required properties for pwm-fan node
10 - #address-cells : should be 1.
11 - #size-cells : should be 0.
12 - compatible : "nuvoton,npcm750-pwm-fan" for Poleg NPCM7XX.
13 : "nuvoton,npcm845-pwm-fan" for Arbel NPCM8XX.
14 - reg : specifies physical base address and size of the registers.
15 - reg-names : must contain:
18 - clocks : phandle of reference clocks.
[all …]
/linux/Documentation/devicetree/bindings/i2c/
H A Dnuvoton,npcm7xx-i2c.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/i2c/nuvoton,npcm7xx-i2c.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
15 - Tali Perry <tali.perry1@gmail.com>
20 - nuvoton,npcm750-i2c
21 - nuvoton,npcm845-i2c
33 clock-frequency:
40 nuvoton,sys-mgr:
45 - compatible
[all …]
/linux/Documentation/devicetree/bindings/gpio/
H A Dnuvoton,sgpio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jim LIU <JJLIU0@nuvoton.com>
22 - Support interrupt option for each input port and various interrupt
23 sensitivity options (level-high, level-low, edge-high, edge-low)
24 - ngpios is number of nuvoton,input-ngpios GPIO lines and nuvoton,output-ngpios GPIO lines.
25 nuvoton,input-ngpios GPIO lines is only for GPI.
26 nuvoton,output-ngpios GPIO lines is only for GPO.
31 - nuvoton,npcm750-sgpio
[all …]
/linux/drivers/mmc/host/
H A Dsdhci-npcm.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <linux/clk.h>
17 #include "sdhci-pltfm.h"
34 struct device *dev = &pdev->dev; in npcm_sdhci_probe()
41 return -EINVAL; in npcm_sdhci_probe()
49 pltfm_host->clk = devm_clk_get_optional_enabled(dev, NULL); in npcm_sdhci_probe()
50 if (IS_ERR(pltfm_host->clk)) { in npcm_sdhci_probe()
51 return PTR_ERR(pltfm_host->clk); in npcm_sdhci_probe()
56 host->mmc->caps |= MMC_CAP_8_BIT_DATA; in npcm_sdhci_probe()
58 ret = mmc_of_parse(host->mmc); in npcm_sdhci_probe()
[all …]
/linux/drivers/clocksource/
H A Dtimer-npcm7xx.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2014-2018 Nuvoton Technologies tomer.maimon@nuvoton.com
14 #include <linux/clk.h>
19 #include "timer-of.h"
109 struct clock_event_device *clk) in npcm7xx_clockevent_set_next_event() argument
111 struct timer_of *to = to_timer_of(clk); in npcm7xx_clockevent_set_next_event()
129 evt->event_handler(evt); in npcm7xx_timer0_interrupt()
138 .name = "npcm7xx-timer0",
184 "npcm7xx-timer1", timer_of_rate(&npcm7xx_to), in npcm7xx_clocksource_init()
191 struct clk *clk; in npcm7xx_timer_init() local
[all …]
/linux/drivers/reset/
H A Dreset-npcm.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <linux/reset-controller.h>
20 #include <soc/nuvoton/clock-npcm8xx.h>
109 writel(NPCM_SWRST << rc->sw_reset_number, rc->base + NPCM_SWRSTR); in npcm_rc_restart()
126 spin_lock_irqsave(&rc->lock, flags); in npcm_rc_setclear_reset()
127 stat = readl(rc->base + ctrl_offset); in npcm_rc_setclear_reset()
129 writel(stat | rst_bit, rc->base + ctrl_offset); in npcm_rc_setclear_reset()
131 writel(stat & ~rst_bit, rc->base + ctrl_offset); in npcm_rc_setclear_reset()
132 spin_unlock_irqrestore(&rc->lock, flags); in npcm_rc_setclear_reset()
155 return (readl(rc->base + ctrl_offset) & rst_bit); in npcm_rc_status()
[all …]
/linux/drivers/peci/controller/
H A Dpeci-npcm.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/clk.h>
31 /* NPCM_PECI_CTL_STS - 0x00 : Control Register */
38 /* NPCM_PECI_RD_LENGTH - 0x04 : Command Register */
41 /* NPCM_PECI_CMD - 0x10 : Command Register */
44 /* NPCM_PECI_WR_LENGTH - 0x1C : Command Register */
47 /* NPCM_PECI_PDDR - 0x2C : Command Register */
69 struct clk *clk; member
75 struct npcm_peci *priv = dev_get_drvdata(controller->dev.parent); in npcm_peci_xfer()
76 unsigned long timeout = msecs_to_jiffies(priv->cmd_timeout_ms); in npcm_peci_xfer()
[all …]
/linux/drivers/tty/serial/8250/
H A D8250_of.c1 // SPDX-License-Identifier: GPL-2.0+
19 #include <linux/clk.h>
26 struct clk *clk; member
27 struct clk *bus_clk;
54 return DIV_ROUND_CLOSEST(port->uartclk, 16 * baud + 2) - 2; in npcm_get_divisor()
59 port->get_divisor = npcm_get_divisor; in npcm_setup()
60 port->startup = npcm_startup; in npcm_setup()
73 struct uart_8250_port *port8250 = serial8250_get_port(info->line); in of_platform_serial_clk_notifier_cb()
77 serial8250_update_uartclk(&port8250->port, ndata->new_rate); in of_platform_serial_clk_notifier_cb()
92 struct device *dev = &ofdev->dev; in of_platform_serial_setup()
[all …]
/linux/drivers/iio/adc/
H A Dnpcm_adc.c1 // SPDX-License-Identifier: GPL-2.0
4 #include <linux/clk.h>
32 struct clk *adc_clk;
106 regtemp = ioread32(info->regs + NPCM_ADCCON); in npcm_adc_isr()
108 iowrite32(regtemp, info->regs + NPCM_ADCCON); in npcm_adc_isr()
109 wake_up_interruptible(&info->wq); in npcm_adc_isr()
110 info->int_status = true; in npcm_adc_isr()
122 regtemp = ioread32(info->regs + NPCM_ADCCON); in npcm_adc_read()
124 info->int_status = false; in npcm_adc_read()
126 NPCM_ADCCON_ADC_CONV, info->regs + NPCM_ADCCON); in npcm_adc_read()
[all …]
/linux/drivers/clk/
H A Dclk-npcm7xx.c1 // SPDX-License-Identifier: GPL-2.0
11 #include <linux/clk-provider.h>
20 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h>
51 val = readl_relaxed(pll->pllcon); in npcm7xx_clk_pll_recalc_rate()
79 return ERR_PTR(-ENOMEM); in npcm7xx_clk_register_pll()
89 pll->pllcon = pllcon; in npcm7xx_clk_register_pll()
90 pll->hw.init = &init; in npcm7xx_clk_register_pll()
92 hw = &pll->hw; in npcm7xx_clk_register_pll()
142 * defined in include/dt-bindings/clock/nuvoton, NPCM7XX-clock.h for
143 * this specific clock. Otherwise, set to -1.
[all …]
/linux/drivers/gpio/
H A Dgpio-npcm-sgpio.c1 // SPDX-License-Identifier: GPL-2.0
9 #include <linux/clk.h>
59 struct clk *pclk;
143 return gpio->base + bank->rdata_reg; in bank_reg()
145 return gpio->base + bank->wdata_reg; in bank_reg()
147 return gpio->base + bank->event_config; in bank_reg()
149 return gpio->base + bank->event_status; in bank_reg()
152 dev_WARN(gpio->chip.parent, "Getting here is an error condition"); in bank_reg()
175 *offset -= internal->nout_sgpio; in npcm_sgpio_irqd_to_data()
184 in_port = GPIO_BANK(gpio->nin_sgpio); in npcm_sgpio_init_port()
[all …]
/linux/drivers/hwmon/
H A Dnpcm750-pwm-fan.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (c) 2014-2018 Nuvoton Technology corporation.
4 #include <linux/clk.h>
7 #include <linux/hwmon-sysfs.h>
150 * 320RPM/pulse 2, ...-- 10.6Hz)
154 #define NPCM7XX_FAN_TCPA (NPCM7XX_FAN_TCNT - NPCM7XX_FAN_TIMEOUT)
155 #define NPCM7XX_FAN_TCPB (NPCM7XX_FAN_TCNT - NPCM7XX_FAN_TIMEOUT)
199 struct clk *pwm_clk;
200 struct clk *fan_clk;
224 mutex_lock(&data->pwm_lock[module]); in npcm7xx_pwm_config_set()
[all …]

12