Home
last modified time | relevance | path

Searched +full:non +full:- +full:programmable (Results 1 – 25 of 163) sorted by relevance

1234567

/linux/Documentation/devicetree/bindings/display/bridge/
H A Dsimple-bridge.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/simple-bridge.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Transparent non-programmable DRM bridges
10 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
11 - Maxime Ripard <mripard@kernel.org>
14 This binding supports transparent non-programmable bridges that don't require
20 - items:
21 - enum:
[all …]
/linux/drivers/mtd/chips/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
13 support any device that is CFI-compliant, you need to enable this
18 tristate "Detect non-CFI AMD/JEDEC-compatible flash chips"
22 This option enables JEDEC-style probing of flash chips which are not
24 CFI-targeted flash drivers for any chips which are identified which
26 covers most AMD/Fujitsu-compatible chips and also non-CFI
53 are expected to be wired to the CPU in 'host-endian' form.
85 bool "Support 8-bit buswidth" if MTD_CFI_GEOMETRY
92 bool "Support 16-bit buswidth" if MTD_CFI_GEOMETRY
99 bool "Support 32-bit buswidth" if MTD_CFI_GEOMETRY
[all …]
/linux/Documentation/devicetree/bindings/display/xlnx/
H A Dxlnx,zynqmp-dpsub.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/xlnx/xlnx,zynqmp-dpsub.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
14 +------------------------------------------------------------+
15 +--------+ | +----------------+ +-----------+ |
16 | DPDMA | --->| | --> | Video | Video +-------------+ |
17 | 4x vid | | | | | Rendering | -+--> | | | +------+
18 | 2x aud | | | Audio/Video | --> | Pipeline | | | DisplayPort |---> | PHY0 |
19 +--------+ | | Buffer Manager | +-----------+ | | Source | | +------+
[all …]
/linux/drivers/staging/axis-fifo/
H A Daxis-fifo.txt1 Xilinx AXI-Stream FIFO v4.1 IP core
3 This IP core has read and write AXI-Stream FIFOs, the contents of which can
4 be accessed from the AXI4 memory-mapped interface. This is useful for
11 Currently supports only store-forward mode with a 32-bit
12 AXI4-Lite interface. DOES NOT support:
13 - cut-through mode
14 - AXI4 (non-lite)
17 - compatible: Should be "xlnx,axi-fifo-mm-s-4.1"
18 - interrupt-names: Should be "interrupt"
19 - interrupt-parent: Should be <&intc>
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Daspeed,ast2600-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/aspeed,ast2600-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Billy Tsai <billy_tsai@aspeedtech.com>
13 • 10-bits resolution for 16 voltage channels.
16 • Channel scanning can be non-continuous.
17Programmable ADC clock frequency.
18Programmable upper and lower threshold for each channels.
21 • Built-in a compensating method.
[all …]
/linux/arch/m68k/q40/
H A DREADME6 available from this place or http://ftp.uni-erlangen.de/pub/unix/Linux/680x0/q40/
13 is not implemented - do not try it! (See below)
15 For a list of kernel command-line options read the documentation for the
22 poll the floppy for this reason - something that can't be done in Linux.
28 serial.c # normal PC driver - any speed
56 requested - SRAM must start with '%LX$' signature to do this. '-d' option
61 only the penguin - and shell prompt if it gets that far..
66 Most problems seem to be caused by fawlty or badly configured io-cards or
76 This is just an overview, see asm-m68k/* for details ask if you have any
79 The Q40 consists of a 68040@40 MHz, 1MB video RAM, up to 32MB RAM, AT-style
[all …]
/linux/Documentation/devicetree/bindings/arm/
H A Darm,coresight-cti.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/arm/arm,coresight-cti.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
13 a star topology via the Cross Trigger Matrix (CTM), which is not programmable.
25 programmable channels, usually 4, but again implementation defined and
28 programmable.
37 indicate this feature (arm,coresight-cti-v8-arch).
52 constants defined in <dt-bindings/arm/coresight-cti-dt.h>
59 Note that some hardware trigger signals can be connected to non-CoreSight
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dopencores,or1k-pic.txt1 OpenRISC 1000 Programmable Interrupt Controller
5 - compatible : should be "opencores,or1k-pic-level" for variants with
6 level triggered interrupt lines, "opencores,or1k-pic-edge" for variants with
7 edge triggered interrupt lines or "opencores,or1200-pic" for machines
8 with the non-spec compliant or1200 type implementation.
10 "opencores,or1k-pic" is also provided as an alias to "opencores,or1200-pic",
13 - interrupt-controller : Identifies the node as an interrupt controller
14 - #interrupt-cells : Specifies the number of cells needed to encode an
19 intc: interrupt-controller {
20 compatible = "opencores,or1k-pic-level";
[all …]
/linux/drivers/mtd/maps/
H A Dsun_uflash.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* sun_uflash.c - Driver for user-programmable flash on
5 * This driver does NOT provide access to the OBP-flash for
6 * safety reasons-- use <linux>/drivers/sbus/char/flash.c instead.
31 #define UFLASH_BUSWIDTH 1 /* EBus is 8-bit */
34 MODULE_DESCRIPTION("User-programmable flash device on Sun Microsystems boardsets");
45 .name = "SUNW,???-????",
54 if (op->resource[1].flags) { in uflash_devinit()
55 /* Non-CFI userflash device-- once I find one we in uflash_devinit()
59 dp, (unsigned long long)op->resource[0].start); in uflash_devinit()
[all …]
/linux/Documentation/hwmon/
H A Dnct6775.rst19 * Nuvoton NCT5572D/NCT6771F/NCT6772F/NCT6775F/W83677HG-I
83 * Nuvoton NCT6796D-S/NCT6799D-R
93 Guenter Roeck <linux@roeck-us.net>
96 -----------
120 triggered if the rotation speed has dropped below a programmable limit. On
121 NCT6775F, fan readings can be divided by a programmable divider (1, 2, 4, 8,
130 An alarm is triggered if the voltage has crossed a programmable minimum
138 The mode works for fan1-fan5.
141 ----------------
143 pwm[1-7]
[all …]
H A Dpc87360.rst22 -----------------
27 - 0: None
28 - **1**: Forcibly enable internal voltage and temperature channels,
30 - 2: Forcibly enable all voltage and temperature channels, except in9
31 - 3: Forcibly enable all voltage and temperature channels, including in9
42 -----------
56 PC87360 - 2 2 - 0xE1
57 PC87363 - 2 2 - 0xE8
58 PC87364 - 3 3 - 0xE4
60 PC87366 11 3 3 3-4 0xE9
[all …]
/linux/tools/perf/pmu-events/arch/x86/lunarlake/
H A Dpipeline.json28non-speculative execution path is known. The branch prediction unit (BPU) predicts the target addr…
54 …e halt state. It is counted on a dedicated fixed counter, leaving the programmable counters availa…
98 …that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose…
125 …e halt state. It is counted on a dedicated fixed counter, leaving the programmable counters availa…
157 "BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
161- an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside…
176 "BriefDescription": "Number of instructions retired. General Counter - architectural event",
181- an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside…
186 … because its address partially overlaps with an older store (size mismatch) - unknown_sta/bad_forw…
226 … the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end r…
[all …]
/linux/drivers/usb/gadget/udc/aspeed-vhub/
H A Dvhub.h1 /* SPDX-License-Identifier: GPL-2.0+ */
18 #define AST_VHUB_EP_ACK_IER 0x10 /* Programmable Endpoint Pool ACK Interrupt Enable Register */
19 #define AST_VHUB_EP_NACK_IER 0x14 /* Programmable Endpoint Pool NACK Interrupt Enable Register */
20 #define AST_VHUB_EP_ACK_ISR 0x18 /* Programmable Endpoint Pool ACK Interrupt Status Register */
21 #define AST_VHUB_EP_NACK_ISR 0x1C /* Programmable Endpoint Pool NACK Interrupt Status Register */
24 #define AST_VHUB_EP_TOGGLE 0x28 /* Programmable Endpoint Pool Data Toggle Value Set */
107 * per-device register definitions *
146 * per-endpoint register definitions *
213 #define AST_VHUB_NUM_GEN_EPs 15 /* Generic non-0 EPs */
233 /* A transfer request, either core-originated or internal */
[all …]
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dtc358743.txt1 * Toshiba TC358743 HDMI-RX to MIPI CSI2-TX Bridge
3 The Toshiba TC358743 HDMI-RX to MIPI CSI2-TX (H2C) is a bridge that converts
4 a HDMI stream to MIPI CSI-2 TX. It is programmable through I2C.
8 - compatible: value should be "toshiba,tc358743"
9 - clocks, clock-names: should contain a phandle link to the reference clock
14 - reset-gpios: gpio phandle GPIO connected to the reset pin
15 - interrupts: GPIO connected to the interrupt pin
16 - data-lanes: should be <1 2 3 4> for four-lane operation,
17 or <1 2> for two-lane operation
18 - clock-lanes: should be <0>
[all …]
/linux/drivers/nvmem/
H A Dstm32-romem.c1 // SPDX-License-Identifier: GPL-2.0
3 * STM32 Factory-programmed memory read access driver
5 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
9 #include <linux/arm-smccc.h>
12 #include <linux/nvmem-provider.h>
18 #include "stm32-bsec-optee-ta.h"
20 /* BSEC secure service access from non-secure */
51 *buf8++ = readb_relaxed(priv->base + i); in stm32_romem_read()
63 return -EIO; in stm32_bsec_smc()
70 return -ENXIO; in stm32_bsec_smc()
[all …]
/linux/Documentation/misc-devices/
H A Dxilinx_sdfec.rst1 .. SPDX-License-Identifier: GPL-2.0+
4 Xilinx SD-FEC Driver
10 This driver supports SD-FEC Integrated Block for Zynq |Ultrascale+ (TM)| RFSoCs.
15 …f SD-FEC core features, see the `SD-FEC Product Guide (PG256) <https://www.xilinx.com/cgi-bin/docs…
19 - Retrieval of the Integrated Block configuration and status information
20 - Configuration of LDPC codes
21 - Configuration of Turbo decoding
22 - Monitoring errors
24 Missing features, known issues, and limitations of the SD-FEC driver are as
27 - Only allows a single open file handler to any instance of the driver at any time
[all …]
/linux/tools/perf/pmu-events/arch/x86/graniterapids/
H A Dpipeline.json8 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
157 "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
167 …"BriefDescription": "Mispredicted non-taken conditional branch instructions retired. This precise …
195 …"BriefDescription": "Miss-predicted near indirect branch instructions retired (excluding returns)",
200 …"PublicDescription": "Counts miss-predicted near indirect branch instructions retired excluding re…
252 …iefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
257 …"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that…
271 …"BriefDescription": "Core clocks when the thread is in the C0.1 light-weight slower wakeup time bu…
275 …"PublicDescription": "Counts core clocks when the thread is in the C0.1 light-weight slower wakeup…
280 …"BriefDescription": "Core clocks when the thread is in the C0.2 light-weight faster wakeup time bu…
[all …]
/linux/tools/perf/pmu-events/arch/x86/tigerlake/
H A Dpipeline.json8 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
130 "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
150 …"BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX …
155 …"PublicDescription": "Counts all miss-predicted indirect branch instructions retired (excluding RE…
180 …iefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
185 …"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that…
212 …stal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread …
220 … event. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
237 … state. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
382 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length …
[all …]
/linux/tools/perf/pmu-events/arch/x86/rocketlake/
H A Dpipeline.json8 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
130 "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
150 …"BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX …
155 …"PublicDescription": "Counts all miss-predicted indirect branch instructions retired (excluding RE…
180 …iefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
185 …"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that…
212 …stal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread …
220 … event. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
237 … state. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
363 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length …
[all …]
/linux/tools/perf/pmu-events/arch/x86/icelake/
H A Dpipeline.json8 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
130 "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
150 …"BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX …
155 …"PublicDescription": "Counts all miss-predicted indirect branch instructions retired (excluding RE…
180 …iefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
185 …"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that…
212 …stal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread …
220 … event. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
237 … state. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
363 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length …
[all …]
/linux/tools/perf/pmu-events/arch/x86/icelakex/
H A Dpipeline.json8 …y executing divide or square root operations. Accounts for integer and floating-point operations.",
130 "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
150 …"BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX …
155 …"PublicDescription": "Counts all miss-predicted indirect branch instructions retired (excluding RE…
180 …iefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
185 …"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that…
212 …stal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread …
220 … event. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
237 … state. It is counted on a dedicated fixed counter, leaving the eight programmable counters availa…
363 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length …
[all …]
/linux/tools/perf/pmu-events/arch/x86/westmereex/
H A Dpipeline.json126 "BriefDescription": "Indirect non call branches executed",
142 "BriefDescription": "All non call branches executed",
217 "BriefDescription": "Mispredicted non call branches executed",
233 "BriefDescription": "Mispredicted indirect non call branches executed",
249 "BriefDescription": "Mispredicted non call branches executed",
306 …ription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)",
320 "BriefDescription": "Cycles when thread is not halted (programmable counter)",
406 "BriefDescription": "Instructions retired (Programmable counter and Precise Event)",
446 "BriefDescription": "Retired floating-point operations (Precise Event)",
506 "BriefDescription": "Self-Modifying Code detected",
[all …]
/linux/tools/perf/pmu-events/arch/x86/westmereep-dp/
H A Dpipeline.json126 "BriefDescription": "Indirect non call branches executed",
142 "BriefDescription": "All non call branches executed",
217 "BriefDescription": "Mispredicted non call branches executed",
233 "BriefDescription": "Mispredicted indirect non call branches executed",
249 "BriefDescription": "Mispredicted non call branches executed",
306 …ription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)",
320 "BriefDescription": "Cycles when thread is not halted (programmable counter)",
406 "BriefDescription": "Instructions retired (Programmable counter and Precise Event)",
446 "BriefDescription": "Retired floating-point operations (Precise Event)",
506 "BriefDescription": "Self-Modifying Code detected",
[all …]
/linux/tools/perf/pmu-events/arch/x86/nehalemep/
H A Dpipeline.json126 "BriefDescription": "Indirect non call branches executed",
142 "BriefDescription": "All non call branches executed",
217 "BriefDescription": "Mispredicted non call branches executed",
233 "BriefDescription": "Mispredicted indirect non call branches executed",
249 "BriefDescription": "Mispredicted non call branches executed",
288 …ription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)",
302 "BriefDescription": "Cycles when thread is not halted (programmable counter)",
388 "BriefDescription": "Instructions retired (Programmable counter and Precise Event)",
428 "BriefDescription": "Retired floating-point operations (Precise Event)",
488 "BriefDescription": "Self-Modifying Code detected",
[all …]
/linux/tools/perf/pmu-events/arch/x86/nehalemex/
H A Dpipeline.json126 "BriefDescription": "Indirect non call branches executed",
142 "BriefDescription": "All non call branches executed",
217 "BriefDescription": "Mispredicted non call branches executed",
233 "BriefDescription": "Mispredicted indirect non call branches executed",
249 "BriefDescription": "Mispredicted non call branches executed",
288 …ription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)",
302 "BriefDescription": "Cycles when thread is not halted (programmable counter)",
388 "BriefDescription": "Instructions retired (Programmable counter and Precise Event)",
428 "BriefDescription": "Retired floating-point operations (Precise Event)",
488 "BriefDescription": "Self-Modifying Code detected",
[all …]

1234567