| /freebsd/sys/contrib/device-tree/Bindings/sound/ |
| H A D | fsl,qmc-audio.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/fsl,qmc-audio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
15 It provides several DAIs. For each DAI, the DAI is working in interleaved mode
16 if only one QMC channel is used by the DAI or it is working in non-interleaved
20 - $ref: dai-common.yaml#
24 const: fsl,qmc-audio
26 '#address-cells':
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | VectorUtils.h | 1 //===- llvm/Analysis/VectorUtils.h - Vector utilities -----------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
39 /// Retrieve the scalar-to-vector mappings associated to the rule of
46 const StringRef ScalarName = CI.getCalledFunction()->getName(); in getVFABIMappings()
49 // The check for the vector-function-abi-variant attribute is done when in getVFABIMappings()
61 if (Shape && (Shape->ScalarName == ScalarName)) { in getVFABIMappings()
62 assert(CI.getModule()->getFunction(Shape->VectorName) && in getVFABIMappings()
77 // Other non-VFABI variants should be retrieved here. in getMappings()
[all …]
|
| H A D | TargetTransformInfo.h | 1 //===- TargetTransformInfo.h ------------------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 /// This pass exposes codegen information to IR-level passes. Every
11 /// 1. The IR-level analysis pass.
12 /// 2. The IR-level transformation interface which provides the needed
14 /// 3. Codegen-level implementation which uses target-specific hooks.
16 /// This file defines #2, which is the interface that IR-level transformations
19 //===----------------------------------------------------------------------===//
75 /// If this is non-null, then analysis/optimization passes can assume that
[all …]
|
| /freebsd/contrib/arm-optimized-routines/math/aarch64/experimental/advsimd/ |
| H A D | erfinvf_5u.c | 2 * Single-precision inverse error function (AdvSIMD variant).
4 * Copyright (c) 2023-2024, Arm Limited.
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
17 of the denominator. Coefficients are stored in various interleaved
18 formats to allow for table-based (vector-to-vector) lookup.
20 Plo is first two coefficients of P_10 and P_29 interleaved.
21 PQ is third coeff of P_10 and first of Q_29 interleaved.
22 Qhi is second and third coeffs of Q_29 interleaved.
36 .P29_3 = V4 (0x1.b13626p-2),
37 .tailshift = V4 (-0.87890625),
[all …]
|
| H A D | erfinv_25u.c | 2 * Double-precision inverse error function (AdvSIMD variant).
4 * Copyright (c) 2023-2024, Arm Limited.
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
20 of the denominator. P is interleaved P_17 and P_37, similar for Q. P17
28 } data = { .P = { { 0x1.007ce8f01b2e8p+4, -0x1.f3596123109edp-7 },
29 { -0x1.6b23cc5c6c6d7p+6, 0x1.60b8fe375999ep-2 },
30 { 0x1.74e5f6ceb3548p+7, -0x1.779bb9bef7c0fp+1 },
31 { -0x1.5200bb15cc6bbp+7, 0x1.786ea384470a2p+3 },
32 { 0x1.05d193233a849p+6, -0x1.6a7c1453c85d3p+4 },
33 { -0x1.148c5474ee5e1p+3, 0x1.31f0fc5613142p+4 },
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | VectorUtils.cpp | 1 //===----------- VectorUtils.cpp - Vectorizer utility functions -----------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
36 /// Maximum factor for an interleaved memory access.
38 "max-interleave-group-factor", cl::Hidden,
39 cl::desc("Maximum factor for an interleaved access group (default = 8)"),
48 case Intrinsic::abs: // Begin integer bit-manipulation. in isTriviallyVectorizable()
68 case Intrinsic::sqrt: // Begin floating-point. in isTriviallyVectorizable()
135 return OpdIdx == -1 || OpdIdx == 0; in isVectorIntrinsicWithOverloadTypeAtArg()
[all …]
|
| /freebsd/share/man/man4/ |
| H A D | ccd.4 | 73 may be either serially concatenated or interleaved.
78 There is a run-time utility that is used for configuring
86 is interleaved correctly, a
99 on two Fast-Wide SCSI buses, this translates to about 128 for writes
122 For random-access oriented workloads, such as news servers, a larger
127 can do to speed up applications that are seek-time limited.
130 two disk-heads to read one directory or a file.
153 uses a dual seek zone model to optimize reads for a multi-tasking load
161 Note that a one-disk
165 if you have a file system on a two-disk mirrored
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | InterleavedLoadCombinePass.cpp | 1 //===- InterleavedLoadCombine.cpp - Combine Interleaved Loads ---*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 // This file defines the interleaved-load-combine pass. The pass searches for
16 // executed just before InterleavedAccesPass to find any left-over instances
19 //===----------------------------------------------------------------------===//
50 #define DEBUG_TYPE "interleaved-load-combine"
59 "disable-" DEBUG_TYPE, cl::init(false), cl::Hidden,
60 cl::desc("Disable combining of interleaved loads"));
70 TLI(*TM.getSubtargetImpl(F)->getTargetLowering()), TTI(TTI) {} in InterleavedLoadCombineImpl()
[all …]
|
| /freebsd/contrib/openbsm/libbsm/ |
| H A D | au_mask.3 | 1 .\"-
71 which causes the event to be re-looked up rather than read from the cache,
100 will be used; otherwise, the two-character class name.
106 the behavior of simultaneous or interleaved processing of those databases by
112 returns 0 on success, or returns \-1 if there is a failure looking up the
118 .Rv -std getauditflagsbin getauditflagschar
128 .An -nosplit
152 non-zero bits in the mask argument in the event non-verbose class names are
|
| /freebsd/sys/contrib/device-tree/Bindings/mtd/ |
| H A D | mtd-physmap.txt | 1 CFI or JEDEC memory-mapped NOR flash, MTD-RAM (NVRAM...)
6 - compatible : should contain the specific model of mtd chip(s)
7 used, if known, followed by either "cfi-flash", "jedec-flash",
8 "mtd-ram" or "mtd-rom".
9 - reg : Address range(s) of the mtd chip(s)
11 non-identical chips can be described in one node.
12 - bank-width : Width (in bytes) of the bank. Equal to the
13 device width times the number of interleaved chips.
14 - device-width : (optional) Width of a single mtd chip. If
15 omitted, assumed to be equal to 'bank-width'.
[all …]
|
| H A D | mtd-physmap.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mtd/mtd-physmap.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: CFI or JEDEC memory-mapped NOR flash, MTD-RAM (NVRAM...)
10 - Rob Herring <robh@kernel.org>
17 - $ref: mtd.yaml#
18 - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml#
23 - items:
24 - enum:
[all …]
|
| /freebsd/share/doc/smm/02.config/ |
| H A D | b.t | 82 The remaining partitions are then interleaved into the paging
102 is set to a non-zero value indicating the size (in bytes) of
125 \fIdumpdev-size\fP \- \fImemsize\fP
127 where \fIdumpdev-size\fP is the size of the disk partition
|
| /freebsd/sys/geom/ |
| H A D | geom_ccd.c | 1 /*-
2 * SPDX-License-Identifier: (BSD-2-Clause AND BSD-3-Clause)
4 * Copyright (c) 2003 Poul-Henning Kamp.
35 /*-
75 * Mail Stop 258-6
104 /* Mask of user-settable ccd flags. */
109 * Computed at boot time to speed irregular-interleave lookups.
113 * remaining disks up to the size of the next-smallest (second group),
118 * three components of 5, 3, and 7 DEV_BSIZE blocks interleaved at
125 * 0 - - -
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 1 //===- VPlanRecipes.cpp - Implementations for VPlan recipes ---------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
44 #define LV_NAME "loop-vectorize"
50 return cast<VPInterleaveRecipe>(this)->getNumStoreOperands() > 0; in mayWriteToMemory()
55 return cast<Instruction>(getVPSingleValue()->getUnderlyingValue()) in mayWriteToMemory()
56 ->mayWriteToMemory(); in mayWriteToMemory()
59 ->getCalledScalarFunction() in mayWriteToMemory()
60 ->onlyReadsMemory(); in mayWriteToMemory()
[all …]
|
| H A D | LoopVectorize.cpp | 1 //===- LoopVectorize.cpp - A Loop Vectorizer ------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 // and generates target-independent LLVM-IR.
20 // 2. LoopVectorizationLegality - A unit that checks for the legality
22 // 3. InnerLoopVectorizer - A unit that performs the actual
24 // 4. LoopVectorizationCostModel - A unit that checks for the profitability
31 // http://lists.llvm.org/pipermail/llvm-dev/2017-December/119523.html). For this
32 // purpose, we temporarily introduced the VPlan-native vectorization path: an
36 //===----------------------------------------------------------------------===//
[all …]
|
| /freebsd/share/misc/ |
| H A D | usb_hid_usages | 4 # - lines that do not start with a white space give the number and name of
6 # - lines that start with a white space give the number and name of
20 0x08 Multi-axis Controller
62 0x90 D-pad Up
63 0x91 D-pad Down
64 0x92 D-pad Right
65 0x93 D-pad Left
107 0xB2 Anti-Torque Control
278 0x2D Keyboard - and (underscore)
283 0x32 Keyboard Non-US # and ~
[all …]
|
| /freebsd/contrib/jemalloc/include/jemalloc/internal/ |
| H A D | arena_structs_b.h | 18 /* Synchronizes all non-atomic fields. */
53 * advancement we use the delta between arena->decay_*.nunpurged and
54 * extents_npages_get(&arena->extents_*) to determine how many dirty
80 * two distinct assignments, one for application-serving allocation, and
160 * used when allocating extents, in an attempt to re-use address space.
169 * Decay-based purging state, responsible for scheduling extent state
174 arena_decay_t decay_dirty; /* dirty --> muzzy */
175 arena_decay_t decay_muzzy; /* muzzy --> retained */
182 * highly interleaved.
217 /* Used to determine uptime. Read-only after initialization. */
[all …]
|
| /freebsd/usr.bin/clang/llvm-objdump/ |
| H A D | llvm-objdump.1 | 4 .nr rst2man-indent-level 0
7 \\$1 \\n[an-margin]
8 level \\n[rst2man-indent-level]
9 level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
10 -
11 \\n[rst2man-indent0]
12 \\n[rst2man-indent1]
13 \\n[rst2man-indent2]
18 . nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
19 . nr rst2man-indent-level +1
[all …]
|
| /freebsd/contrib/arm-optimized-routines/math/aarch64/experimental/sve/ |
| H A D | erfinv_25u.c | 2 * Double-precision inverse error function (SVE variant).
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
19 of the denominator. P is interleaved P_17 and P_37, similar for Q. */
24 .P37_0 = -0x1.f3596123109edp-7,
25 .tailshift = -0.87890625,
26 .P = { { 0x1.007ce8f01b2e8p+4, 0x1.60b8fe375999ep-2 },
27 { -0x1.6b23cc5c6c6d7p+6, -0x1.779bb9bef7c0fp+1 },
29 { -0x1.5200bb15cc6bbp+7, -0x1.6a7c1453c85d3p+4 },
31 { -0x1.148c5474ee5e1p+3, -0x1.5ea6c007d4dbbp+2 },
32 { 0x1.689181bbafd0cp-3, 0x1.e66f265ce9e5p-3 } },
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetTransformInfo.cpp | 1 //===-- RISCVTargetTransformInfo.cpp - RISC-V specific TTI ----------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
26 "riscv-v-register-bit-width-lmul",
33 "riscv-v-slp-max-vf",
48 InstructionCost LMULCost = TLI->getLMULCost(VT); in getRISCVInstructionCost()
55 Cost += TLI->getVRGatherVICost(VT); in getRISCVInstructionCost()
58 Cost += TLI->getVRGatherVVCost(VT); in getRISCVInstructionCost()
62 Cost += TLI->getVSlideVICost(VT); in getRISCVInstructionCost()
66 Cost += TLI->getVSlideVXCost(VT); in getRISCVInstructionCost()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 1 //===- BasicTTIImpl.h -------------------------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 /// terms of the target-independent code generator and TargetLowering
14 //===----------------------------------------------------------------------===//
96 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, VTy, in getBroadcastShuffleOverhead()
99 for (int i = 0, e = VTy->getNumElements(); i < e; ++i) { in getBroadcastShuffleOverhead()
100 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, VTy, in getBroadcastShuffleOverhead()
118 for (int i = 0, e = VTy->getNumElements(); i < e; ++i) { in getPermuteShuffleOverhead()
119 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, VTy, in getPermuteShuffleOverhead()
[all …]
|
| /freebsd/contrib/ntp/ntpd/ |
| H A D | ntp_proto.c | 2 * ntp_proto.c - NTP version 4 protocol machinery
31 # define BDELAY_DEFAULT (-0.050)
38 x.l_ui &= ~((1 << SRVFUZ_SHIFT) - 1U); \
50 AUTH_UNKNOWN = -1, /* Unknown */
167 int sys_ceiling = STRATUM_UNSPEC - 1; /* cluster stratum ceiling */
179 * Statistics counters - first the good, then the bad
196 * The default way is "on-receipt". If this was a packet from a
197 * well-behaved source, on-receipt will offer the fastest recovery.
199 * for a bad-guy to DoS us. So look and see what bites you harder
314 if (rbufp->recv_length == base_packet_length) { in valid_NAK()
[all …]
|
| /freebsd/contrib/ntp/include/ |
| H A D | ntp.h | 2 * ntp.h - NTP definitions for the masses
21 * Calendar arithmetic - contributed by G. Healton
35 / 4 - ((year - 1) / 100) + ((year - 1) / \
41 #define ntp0(year) (julian0(year) - julian0(1900))
46 #define unix0(year) (julian0(year) - julian0(1970))
49 * LEAP YEAR test for full 4-digit years (e.g, 1999, 2010)
61 * to convert simple two-digit years to tm_year style years:
66 * to convert either two-digi
[all...] |
| /freebsd/contrib/llvm-project/clang/lib/Headers/ |
| H A D | avxintrin.h | 1 /*===---- avxintrin.h - AVX intrinsics -------------------------------------===
5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 *===-----------------------------------------------------------------------===
54 __attribute__((__always_inline__, __nodebug__, __target__("avx,no-evex512"), \
57 __attribute__((__always_inline__, __nodebug__, __target__("avx,no-evex512"), \
61 /// Adds two 256-bit vectors of [4 x double].
68 /// A 256-bit vector of [4 x double] containing one of the source operands.
70 /// A 256-bit vector of [4 x double] containing one of the source operands.
71 /// \returns A 256-bit vector of [4 x double] containing the sums of both
79 /// Adds two 256-bit vectors of [8 x float].
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/remoteproc/ |
| H A D | ti,k3-r5f-rproc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/ti,k3-r5
[all...] |