| /linux/Documentation/devicetree/bindings/mux/ |
| H A D | mux-consumer.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mux/mux-consumer.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Peter Rosin <peda@axentia.se> 13 Mux controller consumers should specify a list of mux controllers that they 14 want to use with a property containing a 'mux-ctrl-list': 16 mux-ctrl-list ::= <single-mux-ctrl> [mux-ctrl-list] 17 single-mux-ctrl ::= <mux-ctrl-phandle> [mux-ctrl-specifier] 18 mux-ctrl-phandle : phandle to mux controller node [all …]
|
| /linux/include/net/caif/ |
| H A D | caif_layer.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) ST-Ericsson AB 2010 10 #include <linux/list.h> 19 * caif_assert() - Assert function for CAIF. 34 * enum caif_ctrlcmd - CAIF Stack Control Signaling sent in layer.ctrlcmd(). 48 * @CAIF_CTRLCMD_DEINIT_RSP: Called when de-initialization is 77 * enum caif_modemcmd - Modem Control Signaling, sent from CAIF Client 102 * enum caif_direction - CAIF Packet Direction. 113 * struct cflayer - CAIF Stack layer. 117 * @node: List node used when layer participate in a list. [all …]
|
| /linux/drivers/net/wwan/iosm/ |
| H A D | iosm_ipc_mux.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2020-21 Intel Corporation. 8 /* At the begin of the runtime phase the IP MUX channel shall created. */ 13 channel_id = ipc_imem_channel_alloc(ipc_mux->imem, ipc_mux->instance_id, in ipc_mux_channel_create() 17 dev_err(ipc_mux->dev, in ipc_mux_channel_create() 18 "allocation of the MUX channel id failed"); in ipc_mux_channel_create() 19 ipc_mux->state = MUX_S_ERROR; in ipc_mux_channel_create() 20 ipc_mux->event = MUX_E_NOT_APPLICABLE; in ipc_mux_channel_create() 24 /* Establish the MUX channel in blocking mode. */ in ipc_mux_channel_create() 25 ipc_mux->channel = ipc_imem_channel_open(ipc_mux->imem, channel_id, in ipc_mux_channel_create() [all …]
|
| H A D | iosm_ipc_mux_codec.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2020-21 Intel Corporation. 12 /* Test the link power state and send a MUX command in blocking mode. */ 16 struct iosm_mux *ipc_mux = ipc_imem->mux; in ipc_mux_tq_cmd_send() 19 skb_queue_tail(&ipc_mux->channel->ul_list, acb->skb); in ipc_mux_tq_cmd_send() 20 ipc_imem_ul_send(ipc_mux->imem); in ipc_mux_tq_cmd_send() 27 struct completion *completion = &ipc_mux->channel->ul_sem; in ipc_mux_acb_send() 28 int ret = ipc_task_queue_send_task(ipc_mux->imem, ipc_mux_tq_cmd_send, in ipc_mux_acb_send() 29 0, &ipc_mux->acb, in ipc_mux_acb_send() 30 sizeof(ipc_mux->acb), false); in ipc_mux_acb_send() [all …]
|
| /linux/Documentation/devicetree/bindings/i2c/ |
| H A D | i2c-mux-gpmux.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-mux-gpmux.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: General Purpose I2C Bus Mux 10 - Peter Rosin <peda@axentia.se> 13 This binding describes an I2C bus multiplexer that uses a mux controller 14 from the mux subsystem to route the I2C signals. 16 .-----. .-----. 18 .------------. '-----' '-----' [all …]
|
| /linux/net/caif/ |
| H A D | cfmuxl.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) ST-Ericsson AB 2010 44 static void cfmuxl_ctrlcmd(struct cflayer *layr, enum caif_ctrlcmd ctrl, 54 this->layer.receive = cfmuxl_receive; in cfmuxl_create() 55 this->layer.transmit = cfmuxl_transmit; in cfmuxl_create() 56 this->layer.ctrlcmd = cfmuxl_ctrlcmd; in cfmuxl_create() 57 INIT_LIST_HEAD(&this->srvl_list); in cfmuxl_create() 58 INIT_LIST_HEAD(&this->frml_list); in cfmuxl_create() 59 spin_lock_init(&this->transmit_lock); in cfmuxl_create() 60 spin_lock_init(&this->receive_lock); in cfmuxl_create() [all …]
|
| /linux/drivers/pinctrl/mvebu/ |
| H A D | pinctrl-mvebu.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 13 * struct mvebu_mpp_ctrl_data - private data for the mpp ctrl operations 29 * struct mvebu_mpp_ctrl - describe a mpp control 62 * struct mvebu_mpp_ctrl_setting - describe a mpp ctrl setting 63 * @val: ctrl setting value 64 * @name: ctrl setting name, e.g. uart2, spi0 - unique per mpp_mode 65 * @subname: (optional) additional ctrl setting name, e.g. rts, cts 69 * A ctrl_setting describes a specific internal mux function that a mpp pin 95 * struct mvebu_mpp_mode - link ctrl and settings [all …]
|
| /linux/drivers/comedi/drivers/ |
| H A D | pcl818.c | 1 // SPDX-License-Identifier: GPL-2.0 6 * Description: Advantech PCL-818 cards, PCL-718 8 * Devices: [Advantech] PCL-818L (pcl818l), PCL-818H (pcl818h), 9 * PCL-818HD (pcl818hd), PCL-818HG (pcl818hg), PCL-818 (pcl818), 10 * PCL-718 (pcl718) 14 * Differences are only at maximal sample speed, range list and FIFO 18 * PCL-818HD and PCL-818HG support 1kword FIFO. Driver support this FIFO 37 * Options for PCL-818L: 38 * [0] - IO Base 39 * [1] - IRQ (0=disable, 2, 3, 4, 5, 6, 7) [all …]
|
| H A D | pcl816.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Comedi driver for Advantech PCL-816 cards 12 * Description: Advantech PCL-816 cards, PCL-814 13 * Devices: [Advantech] PCL-816 (pcl816), PCL-814B (pcl814b) 16 * Updated: Tue, 2 Apr 2002 23:15:21 -0800 26 * [0] - IO Base 27 * [1] - IRQ (0=disable, 2, 3, 4, 5, 6, 7) 28 * [2] - DMA (0=disable, 1, 3) 29 * [3] - 0, 10=10MHz clock for 8254 114 struct pcl816_private *devpriv = dev->private; in pcl816_ai_setup_dma() [all …]
|
| H A D | cb_pcidas.c | 1 // SPDX-License-Identifier: GPL-2.0+ 7 * Copyright (C) 2001-2003 Ivan Martinez <imr@oersted.dtu.dk> 10 * COMEDI - Linux Control and Measurement Device Interface 11 * Copyright (C) 1997-8 David A. Schleef <ds@schleef.org> 16 * Description: MeasurementComputing PCI-DAS series 18 * Devices: [Measurement Computing] PCI-DAS1602/16 (cb_pcidas), 19 * PCI-DAS1602/16jr, PCI-DAS1602/12, PCI-DAS1200, PCI-DAS1200jr, 20 * PCI-DAS1000, PCI-DAS1001, PCI_DAS1002 23 * Updated: 2003-3-11 36 * (i.e. 4-5-6-7, 2-3-4,...), and must all have the same [all …]
|
| H A D | pcl812.c | 1 // SPDX-License-Identifier: GPL-2.0 8 * card: PCL-812, PCL-812PG, PCL-813, PCL-813B 11 * card: ACL-8112DG, ACL-8112HG, ACL-8112PG, ACL-8113, ACL-8216 14 * card: ISO-813, A-821PGH, A-821PGL, A-821PGL-NDA, A-822PGH, A-822PGL, 15 * driver: iso813, a821pgh, a-821pgl, a-821pglnda, a822pgh, a822pgl, 16 * card: A-823PGH, A-823PGL, A-826PG 22 * Description: Advantech PCL-812/PG, PCL-813/B, 23 * ADLink ACL-8112DG/HG/PG, ACL-8113, ACL-8216, 24 * ICP DAS A-821PGH/PGL/PGL-NDA, A-822PGH/PGL, A-823PGH/PGL, A-826PG, 25 * ICP DAS ISO-813 [all …]
|
| /linux/drivers/pinctrl/actions/ |
| H A D | pinctrl-owl.h | 1 // SPDX-License-Identifier: GPL-2.0+ 6 * Author: David Liu <liuwei@actions-semi.com> 28 .drv_reg = -1, \ 29 .drv_shift = -1, \ 30 .drv_width = -1, \ 31 .sr_reg = -1, \ 32 .sr_shift = -1, \ 33 .sr_width = -1, \ 41 .mfpctl_reg = -1, \ 42 .mfpctl_shift = -1, \ [all …]
|
| /linux/drivers/net/wwan/t7xx/ |
| H A D | t7xx_netdev.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Copyright (c) 2021-2022, Intel Corporation. 27 #include <linux/list.h> 49 struct dpmaif_ctrl *ctrl; in t7xx_ccmni_enable_napi() local 52 ctrl = ctlb->hif_ctrl; in t7xx_ccmni_enable_napi() 54 if (ctlb->is_napi_en) in t7xx_ccmni_enable_napi() 62 ret = pm_runtime_resume_and_get(ctrl->dev); in t7xx_ccmni_enable_napi() 64 dev_err(ctrl->dev, "Failed to resume device: %d\n", in t7xx_ccmni_enable_napi() 68 napi_enable(ctlb->napi[i]); in t7xx_ccmni_enable_napi() 69 napi_schedule(ctlb->napi[i]); in t7xx_ccmni_enable_napi() [all …]
|
| /linux/arch/arm64/boot/dts/broadcom/northstar2/ |
| H A D | ns2.dtsi | 11 * notice, this list of conditions and the following disclaimer. 13 * notice, this list of conditions and the following disclaimer in 35 #include <dt-bindings/interrupt-controller/arm-gic.h> 36 #include <dt-bindings/clock/bcm-ns2.h> 40 interrupt-parent = <&gic>; 41 #address-cells = <2>; 42 #size-cells = <2>; 45 #address-cells = <2>; 46 #size-cells = <0>; 50 compatible = "arm,cortex-a57"; [all …]
|
| /linux/sound/soc/codecs/ |
| H A D | wcd9335.c | 1 // SPDX-License-Identifier: GPL-2.0 2 // Copyright (c) 2015-2016, The Linux Foundation. All rights reserved. 3 // Copyright (c) 2017-2018, Linaro Limited 19 #include <sound/soc-dapm.h> 26 #include "wcd-clsh-v2.h" 28 #include <dt-bindings/sound/qcom,wcd9335.h> 99 #define WCD9335_CALCULATE_VOUT_D(req_mv) (((req_mv - 650) * 10) / 25) 126 {"RX INT" #id "_2 MUX", "RX0", "SLIM RX0"}, \ 127 {"RX INT" #id "_2 MUX", "RX1", "SLIM RX1"}, \ 128 {"RX INT" #id "_2 MUX", "RX2", "SLIM RX2"}, \ [all …]
|
| H A D | wcd934x.c | 1 // SPDX-License-Identifier: GPL-2.0 6 #include <linux/clk-provider.h> 21 #include <sound/soc-dapm.h> 23 #include "wcd-clsh-v2.h" 24 #include "wcd-common.h" 25 #include "wcd-mbhc-v 373 struct list_head list; global() member 3301 slim_rx_mux_to_dai_id(int mux) slim_rx_mux_to_dai_id() argument [all...] |
| H A D | cs48l32.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 // Copyright (C) 2016-2018, 2020, 2022, 2025 Cirrus Logic, Inc. and 8 #include <dt-bindings/sound/cs48l32.h> 32 #include <sound/soc-component.h> 33 #include <sound/soc-dai.h> 34 #include <sound/soc-dapm.h> 39 static const char * const cs48l32_core_supplies[] = { "vdd-a", "vdd-io" }; 193 static const DECLARE_TLV_DB_SCALE(cs48l32_eq_tlv, -1200, 100, 0); 194 static const DECLARE_TLV_DB_SCALE(cs48l32_digital_tlv, -6400, 50, 0); 195 static const DECLARE_TLV_DB_SCALE(cs48l32_noise_tlv, -10800, 600, 0); [all …]
|
| /linux/arch/arm/boot/dts/broadcom/ |
| H A D | bcm-nsp.dtsi | 11 * notice, this list of conditions and the following disclaimer. 13 * notice, this list of conditions and the following disclaimer in 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 35 #include <dt-bindings/clock/bcm-nsp.h> 38 #address-cells = <1>; 39 #size-cells = <1>; 42 interrupt-parent = <&gic>; 53 #address-cells = <1>; 54 #size-cells = <0>; [all …]
|
| /linux/drivers/gpu/drm/sun4i/ |
| H A D | sun8i_tcon_top.c | 1 // SPDX-License-Identifier: GPL-2.0+ 14 #include <dt-bindings/clock/sun8i-tcon-top.h> 34 if (!sun8i_tcon_top_node_is_tcon_top(dev->of_node)) { in sun8i_tcon_top_set_hdmi_src() 36 return -EINVAL; in sun8i_tcon_top_set_hdmi_src() 41 return -EINVAL; in sun8i_tcon_top_set_hdmi_src() 44 spin_lock_irqsave(&tcon_top->reg_lock, flags); in sun8i_tcon_top_set_hdmi_src() 46 val = readl(tcon_top->regs + TCON_TOP_GATE_SRC_REG); in sun8i_tcon_top_set_hdmi_src() 48 val |= FIELD_PREP(TCON_TOP_HDMI_SRC_MSK, tcon - 1); in sun8i_tcon_top_set_hdmi_src() 49 writel(val, tcon_top->regs + TCON_TOP_GATE_SRC_REG); in sun8i_tcon_top_set_hdmi_src() 51 spin_unlock_irqrestore(&tcon_top->reg_lock, flags); in sun8i_tcon_top_set_hdmi_src() [all …]
|
| /linux/drivers/net/usb/ |
| H A D | hso.c | 1 // SPDX-License-Identifier: GPL-2.0-only 12 * Copyright (C) 2008 Greg Kroah-Hartman <gregkh@suse.de> 31 * Interface 2: Standard modem interface - circuit switched interface, this 83 /* - use *_bit operations on it. (bit indices not values.) */ 326 return hso_dev->port_data.dev_net; in dev2net() 331 return hso_dev->port_data.dev_serial; in dev2ser() 397 /* list of devices we support */ 417 {default_port_device(0x0af0, 0xc031)}, /* Icon-Edge */ 419 {icon321_port_device(0x0af0, 0xd031)}, /* Icon-321 */ 420 {icon321_port_device(0x0af0, 0xd033)}, /* Icon-322 */ [all …]
|
| /linux/include/sound/ |
| H A D | hda_codec.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 36 * A hda_bus contains several codecs in the list codec_list. 96 container_of((codec)->core.dev.driver, struct hda_codec_driver, core.driver) 162 #define SNDRV_PCM_INVALID_DEVICE (-1) 173 struct list_head list; member 205 struct snd_array mixers; /* list o 351 snd_hda_get_raw_connections(codec,nid,list,max_conns) global() argument 388 unsigned char ctrl; /* original pin control value */ global() member [all...] |
| /linux/arch/arm/mach-omap2/ |
| H A D | pm34xx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2006-2008 Nokia Corporation 13 * Richard Woodruff <r-woodruff2@ti.com> 23 #include <linux/list.h> 42 #include "cm-regbits-34xx.h" 43 #include "prm-regbits-34xx.h" 47 #include "omap-secure.h" 97 * FIXME: This function should be called before entering off-mode after 143 * IO events before parsing in mux code in _prcm_int_handle_wakeup() 166 /* Read L2 AUX ctrl register */ in omap34xx_save_context() [all …]
|
| /linux/sound/hda/common/ |
| H A D | codec.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 28 #define codec_in_pm(codec) snd_hdac_is_in_pm(&codec->core) 29 #define hda_codec_is_power_on(codec) snd_hdac_is_power_on(&codec->core) 31 ((codec)->core.power_caps & AC_PWRST_EPSS) 33 ((codec)->core.power_caps & AC_PWRST_CLKSTOP) 42 guard(mutex)(&bus->cor in codec_exec_verb() 88 struct list_head list; global() member 107 add_conn_list(struct hda_codec * codec,hda_nid_t nid,int len,const hda_nid_t * list) add_conn_list() argument 134 hda_nid_t list[32]; read_and_add_raw_conns() local 210 const hda_nid_t *list; snd_hda_get_connections() local 239 snd_hda_override_conn_list(struct hda_codec * codec,hda_nid_t nid,int len,const hda_nid_t * list) snd_hda_override_conn_list() argument 264 snd_hda_get_conn_index(struct hda_codec * codec,hda_nid_t mux,hda_nid_t nid,int recursive) snd_hda_get_conn_index() argument 477 snd_hda_add_pincfg(struct hda_codec * codec,struct snd_array * list,hda_nid_t nid,unsigned int cfg) snd_hda_add_pincfg() argument [all...] |
| /linux/drivers/net/ethernet/marvell/ |
| H A D | sky2.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 30 /* Yukon-2 */ 32 PCI_Y2_PIG_ENA = 1<<31, /* Enable Plug-in-Go (YUKON-2) */ 33 PCI_Y2_DLL_DIS = 1<<30, /* Disable PCI DLL (YUKON-2) */ 34 PCI_SW_PWR_ON_RST= 1<<30, /* SW Power on Reset (Yukon-EX) */ 35 PCI_Y2_PHY2_COMA = 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */ 36 PCI_Y2_PHY1_COMA = 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */ 37 PCI_Y2_PHY2_POWD = 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */ 38 PCI_Y2_PHY1_POWD = 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */ 60 /* PCI_OUR_REG_3 32 bit Our Register 3 (Yukon-ECU only) */ [all …]
|
| /linux/drivers/media/dvb-frontends/drx39xyj/ |
| H A D | drxj.h | 3 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc. 10 this list of conditions and the following disclaimer. 12 this list of conditions and the following disclaimer in the documentation 38 /*------------------------------------------------------------------------- 40 -------------------------------------------------------------------------*/ 45 /* Check DRX-J specific dap condition */ 55 /*------------------------------------------------------------------------- 57 -------------------------------------------------------------------------*/ 84 /*== CTRL CFG related data structures ========================================*/ 100 /* supstition for GPIO FNC mux */ [all …]
|