Searched +full:mtk +full:- +full:xhci (Results  1 – 13 of 13) sorted by relevance
| /linux/drivers/usb/host/ | 
| H A D | xhci-mtk.c | 1 // SPDX-License-Identifier: GPL-2.03  * MediaTek xHCI Host Controller Driver
 11 #include <linux/dma-mapping.h>
 24 #include "xhci.h"
 25 #include "xhci-mtk.h"
 61 /* xHCI CSR */
 139 static void xhci_mtk_set_frame_interval(struct xhci_hcd_mtk *mtk)  in xhci_mtk_set_frame_interval()  argument
 141 	struct device *dev = mtk->dev;  in xhci_mtk_set_frame_interval()
 142 	struct usb_hcd *hcd = mtk->hcd;  in xhci_mtk_set_frame_interval()
 145 	if (!of_device_is_compatible(dev->of_node, "mediatek,mt8195-xhci"))  in xhci_mtk_set_frame_interval()
 [all …]
 
 | 
| H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.06 # tell define_trace.h where to find the xhci trace header
 7 CFLAGS_xhci-trace.o := -I$(src)
 9 fhci-y := fhci-hcd.o fhci-hub.o fhci-q.o
 10 fhci-y += fhci-mem.o fhci-tds.o fhci-sched.o
 12 fhci-$(CONFIG_FHCI_DEBUG) += fhci-dbg.o
 14 xhci-hcd-y := xhci.o xhci-mem.o xhci-ext-caps.o
 15 xhci-hcd-y += xhci-ring.o xhci-hub.o xhci-dbg.o
 16 xhci-hcd-y += xhci-trace.o
 19 	xhci-hcd-y += xhci-dbgcap.o xhci-dbgtty.o
 [all …]
 
 | 
| H A D | xhci-mtk-sch.c | 1 // SPDX-License-Identifier: GPL-2.013 #include "xhci.h"
 14 #include "xhci-mtk.h"
 18 /* table 5-5. High-speed Isoc Transaction Limits in usb_20 spec */
 28  * max number of microframes for split transfer, assume extra-cs budget is 0
 44 /* mtk scheduler bitmasks */
 55 		return "Can't schedule Start-Split in Y6";  in sch_error_string()
 57 		return "Can't find a suitable Start-Split location";  in sch_error_string()
 59 		return "The last Complete-Split is greater than 7";  in sch_error_string()
 78 	struct usb_endpoint_descriptor *epd = &ep->desc;  in decode_ep()
 [all …]
 
 | 
| H A D | xhci-mtk.h | 1 /* SPDX-License-Identifier: GPL-2.0 */16 #include "xhci.h"
 31 #define XHCI_MTK_BW_INDEX(x)	((x) & (XHCI_MTK_MAX_ESIT - 1))
 41  * @in_ss_cnt: the count of Start-Split for IN eps
 68  * @esit: unit is 125us, equal to 2 << Interval field in ep-context
 113 	 * mtk xHCI scheduling information put into reserved DWs
 128  * struct mu3c_ippc_regs: MTK ssusb ip port control registers
 131  * @ip_xhci_cap: ip xHCI capability register
 180 	return dev_get_drvdata(hcd->self.controller);  in hcd_to_mtk()
 183 int xhci_mtk_sch_init(struct xhci_hcd_mtk *mtk);
 [all …]
 
 | 
| /linux/Documentation/devicetree/bindings/usb/ | 
| H A D | mediatek,mtk-xhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)4 ---
 5 $id: http://devicetree.org/schemas/usb/mediatek,mtk-xhci.yaml#
 6 $schema: http://devicetree.org/meta-schemas/core.yaml#
 8 title: MediaTek USB3 xHCI
 11   - Chunfeng Yun <chunfeng.yun@mediatek.com>
 14   - $ref: usb-xhci.yaml
 18   case 1: only supports xHCI driver;
 19   case 2: supports dual-role mode, and the host is based on xHCI driver.
 25       - enum:
 [all …]
 
 | 
| H A D | mediatek,mtu3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)4 ---
 6 $schema: http://devicetree.org/meta-schemas/core.yaml#
 11   - Chunfeng Yun <chunfeng.yun@mediatek.com>
 14   - $ref: usb-drd.yaml
 18   based on xHCI.
 23       - enum:
 24           - mediatek,mt2712-mtu3
 25           - mediatek,mt8173-mtu3
 26           - mediatek,mt8183-mtu3
 [all …]
 
 | 
| /linux/arch/arm/boot/dts/mediatek/ | 
| H A D | mt2701.dtsi | 1 // SPDX-License-Identifier: GPL-2.08 #include <dt-bindings/clock/mt2701-clk.h>
 9 #include <dt-bindings/phy/phy.h>
 10 #include <dt-bindings/power/mt2701-power.h>
 11 #include <dt-bindings/interrupt-controller/irq.h>
 12 #include <dt-bindings/interrupt-controller/arm-gic.h>
 13 #include <dt-bindings/memory/mt2701-larb-port.h>
 14 #include <dt-bindings/reset/mt2701-resets.h>
 15 #include "mt2701-pinfunc.h"
 18 	#address-cells = <2>;
 [all …]
 
 | 
| H A D | mt7629.dtsi | 1 // SPDX-License-Identifier: GPL-2.08 #include <dt-bindings/interrupt-controller/irq.h>
 9 #include <dt-bindings/interrupt-controller/arm-gic.h>
 10 #include <dt-bindings/clock/mt7629-clk.h>
 11 #include <dt-bindings/power/mt7622-power.h>
 12 #include <dt-bindings/gpio/gpio.h>
 13 #include <dt-bindings/phy/phy.h>
 14 #include <dt-bindings/reset/mt7629-resets.h>
 18 	interrupt-parent = <&sysirq>;
 19 	#address-cells = <1>;
 [all …]
 
 | 
| /linux/arch/arm64/boot/dts/mediatek/ | 
| H A D | mt2712e.dtsi | 5  * SPDX-License-Identifier: (GPL-2.0 OR MIT)8 #include <dt-bindings/clock/mt2712-clk.h>
 9 #include <dt-bindings/interrupt-controller/irq.h>
 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
 11 #include <dt-bindings/memory/mt2712-larb-port.h>
 12 #include <dt-bindings/phy/phy.h>
 13 #include <dt-bindings/power/mt2712-power.h>
 14 #include "mt2712-pinfunc.h"
 18 	interrupt-parent = <&sysirq>;
 19 	#address-cells = <2>;
 [all …]
 
 | 
| H A D | mt7622.dtsi | 6  * SPDX-License-Identifier: (GPL-2.0 OR MIT)9 #include <dt-bindings/interrupt-controller/irq.h>
 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
 11 #include <dt-bindings/clock/mt7622-clk.h>
 12 #include <dt-bindings/phy/phy.h>
 13 #include <dt-bindings/power/mt7622-power.h>
 14 #include <dt-bindings/reset/mt7622-reset.h>
 15 #include <dt-bindings/thermal/thermal.h>
 19 	interrupt-parent = <&sysirq>;
 20 	#address-cells = <2>;
 [all …]
 
 | 
| H A D | mt8192.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)7 /dts-v1/;
 8 #include <dt-bindings/clock/mt8192-clk.h>
 9 #include <dt-bindings/gce/mt8192-gce.h>
 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
 11 #include <dt-bindings/interrupt-controller/irq.h>
 12 #include <dt-bindings/memory/mt8192-larb-port.h>
 13 #include <dt-bindings/pinctrl/mt8192-pinfunc.h>
 14 #include <dt-bindings/phy/phy.h>
 15 #include <dt-bindings/power/mt8192-power.h>
 [all …]
 
 | 
| H A D | mt8365.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)10 #include <dt-bindings/clock/mediatek,mt8365-clk.h>
 11 #include <dt-bindings/interrupt-controller/arm-gic.h>
 12 #include <dt-bindings/interrupt-controller/irq.h>
 13 #include <dt-bindings/memory/mediatek,mt8365-larb-port.h>
 14 #include <dt-bindings/phy/phy.h>
 15 #include <dt-bindings/power/mediatek,mt8365-power.h>
 19 	interrupt-parent = <&sysirq>;
 20 	#address-cells = <2>;
 21 	#size-cells = <2>;
 [all …]
 
 | 
| H A D | mt8173.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only7 #include <dt-bindings/clock/mt8173-clk.h>
 8 #include <dt-bindings/interrupt-controller/irq.h>
 9 #include <dt-bindings/interrupt-controller/arm-gic.h>
 10 #include <dt-bindings/memory/mt8173-larb-port.h>
 11 #include <dt-bindings/phy/phy.h>
 12 #include <dt-bindings/power/mt8173-power.h>
 13 #include <dt-bindings/reset/mt8173-resets.h>
 14 #include <dt-bindings/gce/mt8173-gce.h>
 15 #include <dt-bindings/thermal/thermal.h>
 [all …]
 
 |