Searched +full:mio +full:- +full:bank (Results 1 – 6 of 6) sorted by relevance
| /linux/arch/arm64/boot/dts/xilinx/ |
| H A D | zynqmp-zc1751-xm015-dc1.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dts file for Xilinx ZynqMP zc1751-xm015-dc1 5 * (C) Copyright 2015 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/phy/phy.h> 16 #include <dt-bindings/gpio/gpio.h> 17 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 20 model = "ZynqMP zc1751-xm015-dc1 RevA"; [all …]
|
| H A D | zynqmp-zc1751-xm019-dc5.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dts file for Xilinx ZynqMP zc1751-xm019-dc5 5 * (C) Copyright 2015 - 2021, Xilinx, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 19 model = "ZynqMP zc1751-xm019-dc5 RevA"; 20 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; 33 stdout-path = "serial0:115200n8"; [all …]
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | arasan,sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Adrian Hunter <adrian.hunter@intel.com> 13 - $ref: mmc-controller.yaml# 14 - if: 18 const: arasan,sdhci-5.1 21 - phys 22 - phy-names 23 - if: [all …]
|
| /linux/drivers/comedi/drivers/ |
| H A D | pcmmio.c | 1 // SPDX-License-Identifier: GPL-2.0+ 4 * Driver for Winsystems PC-104 based multifunction IO board. 6 * COMEDI - Linux Control and Measurement Device Interface 12 * Description: A driver for the PCM-MIO multifunction board 13 * Devices: [Winsystems] PCM-MIO (pcmmio) 15 * Updated: Wed, May 16 2007 16:21:10 -0500 18 * A driver for the PCM-MIO multifunction board from Winsystems. This 19 * is a PC-104 based I/O board. It contains four subdevices: 21 * subdevice 0 - 16 channels of 16-bit AI 22 * subdevice 1 - 8 channels of 16-bit AO [all …]
|
| /linux/drivers/pinctrl/tegra/ |
| H A D | pinctrl-tegra30.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * Copyright (c) 2011-2012, NVIDIA CORPORATION. All rights reserved. 16 #include "pinctrl-tegra.h" 273 /* All non-GPIO pins follow */ 277 /* Non-GPIO pins */ 2050 FUNCTION(mio), 2099 #define DRV_PINGROUP_REG_A 0x868 /* bank 0 */ 2100 #define PINGROUP_REG_A 0x3000 /* bank 1 */ 2102 #define DRV_PINGROUP_REG(r) ((r) - DRV_PINGROUP_REG_A) 2103 #define PINGROUP_REG(r) ((r) - PINGROUP_REG_A) [all …]
|
| /linux/arch/mips/include/asm/sn/ |
| H A D | klconfig.h | 8 * Copyright (C) 1992 - 1997, 1999, 2000 Silicon Graphics, Inc. 85 /* lboard_t->brd_flags fields */ 97 #define SECOND_NIC_PRESENT 0x80 /* addons like MIO are present */ 99 /* klinfo->flags fields */ 108 #define IS_CONSOLE_IOC3(i) ((((klinfo_t *)i)->flags) & KLINFO_INSTALL) 162 (KL_CONFIG_HDR(_nasid)->ch_board_info) 164 (KL_CONFIG_HDR(_nasid)->ch_board_info = (_off)) 167 (lboard_t *)((KL_CONFIG_HDR(_nasid)->ch_board_info) ? \ 168 NODE_OFFSET_TO_K1((_nasid), KL_CONFIG_HDR(_nasid)->ch_board_info) : \ 170 #define KL_CONFIG_MAGIC(_nasid) (KL_CONFIG_HDR(_nasid)->ch_magic) [all …]
|