Home
last modified time | relevance | path

Searched full:mclk (Results 1 – 25 of 623) sorted by relevance

12345678910>>...25

/freebsd/sys/contrib/device-tree/include/dt-bindings/sound/
H A Dqcom,q6dsp-lpass-ports.h205 /* Clock ID for MCLK for WSA2 core */
207 /* Clock ID for NPL MCLK for WSA2 core */
209 /* Clock ID for RX Core TX MCLK */
211 /* Clock ID for RX CORE TX 2X MCLK */
213 /* Clock ID for WSA core TX MCLK */
215 /* Clock ID for WSA core TX 2X MCLK */
217 /* Clock ID for WSA2 core TX MCLK */
219 /* Clock ID for WSA2 core TX 2X MCLK */
221 /* Clock ID for RX CORE MCLK2 2X MCLK */
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dmt8173-rt5650.txt16 - mediatek,mclk: the MCLK source
17 0 : external oscillator, MCLK = 12.288M
18 1 : internal source from mt8173, MCLK = sampling rate*256
26 mediatek,mclk = <0>;
H A Dqcom,lpass-tx-macro.yaml78 - const: mclk
84 - const: mclk
102 - const: mclk
120 - const: mclk
138 - const: mclk
158 clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
159 clock-output-names = "mclk";
H A Deverest,es8375.yaml24 - description: clock for master clock (MCLK)
28 - const: mclk
38 everest,mclk-src:
41 Represents the MCLK/SCLK pair pins used as the internal clock.
42 0 represents selecting MCLK.
H A Dqcom,lpass-rx-macro.yaml73 - const: mclk
79 - const: mclk
97 - const: mclk
116 - const: mclk
136 clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
137 clock-output-names = "mclk";
H A Dsimple-card.yaml41 mclk-fs, the clock will be set to the calculated mclk frequency
56 changed. When mclk-fs is also specified, this restricts the device to a
60 mclk-fs:
62 Multiplication factor between stream rate and codec mclk.
63 When defined, mclk-fs property defined in dai-link sub nodes are ignored.
123 mclk-fs:
124 $ref: "#/definitions/mclk-fs"
195 simple-audio-card,mclk-fs:
196 $ref: "#/definitions/mclk-fs"
252 mclk-fs:
[all …]
H A Dloongson,ls-audio-card.yaml25 mclk-fs:
26 $ref: simple-card.yaml#/definitions/mclk-fs
51 - mclk-fs
62 mclk-fs = <512>;
H A Dmt8186-afe-pcm.yaml59 - description: i2s0 mclk mux
60 - description: i2s1 mclk mux
61 - description: i2s2 mclk mux
62 - description: i2s4 mclk mux
63 - description: tdm mclk mux
H A Dcs42l56.txt20 Frequency = MCLK / 4 * (N+2)
22 MCLK = Where MCLK is the frequency of the mclk signal after the MCLKDIV2 circuit.
H A Dmediatek,mt8173-afe-pcm.yaml29 - description: i2s0 mclk mux
30 - description: i2s1 mclk mux
31 - description: i2s2 mclk mux
32 - description: i2s3 mclk mux
H A Deverest,es8316.txt14 "mclk" : master clock (MCLK) of the device
22 clock-names = "mclk";
H A Dmaxim,max98088.txt12 - clocks: the clock provider of MCLK, see ../clock/clock-bindings.txt section
14 - clock-names: must be set to "mclk"
22 clock-names = "mclk";
H A Dqcom,msm8916-wcd-digital.txt8 - clocks: Handle to mclk and ahbclk
9 - clock-names: should be "mclk", "ahbix-clk".
18 clock-names = "ahbix-clk", "mclk";
H A Dfsl,mqs.yaml81 - const: mclk
93 - const: mclk
106 clock-names = "mclk";
115 clock-names = "mclk", "core";
H A Dmax9860.txt12 - clock-names : Required element: "mclk".
14 - clocks : A clock specifier for the clock connected as MCLK.
26 clock-names = "mclk";
H A Dnvidia,tegra-audio-trimslice.txt9 "mclk" (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
20 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dqcom,lpass-wsa-macro.yaml78 - const: mclk
97 - const: mclk
118 clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
119 clock-output-names = "mclk";
H A Dimx-audio-card.yaml74 fsl,mclk-equal-bclk:
75 description: Indicates mclk can be equal to bclk, especially for sai interface
103 fsl,mclk-equal-bclk;
123 fsl,mclk-equal-bclk;
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dmpc5121.dtsi164 clock-names = "ipg", "ips", "sys", "ref", "mclk";
176 clock-names = "ipg", "ips", "sys", "ref", "mclk";
250 clock-names = "ipg", "ips", "sys", "ref", "mclk";
262 clock-names = "ipg", "ips", "sys", "ref", "mclk";
357 clock-names = "ipg", "mclk";
369 clock-names = "ipg", "mclk";
381 clock-names = "ipg", "mclk";
393 clock-names = "ipg", "mclk";
405 clock-names = "ipg", "mclk";
417 clock-names = "ipg", "mclk";
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-ls1028a-kontron-sl28-var3-ads2.dts53 simple-audio-card,mclk-fs = <256>;
111 clocks = <&mclk>;
112 clock-names = "mclk";
113 assigned-clocks = <&mclk>;
132 mclk: clock-mclk@f130080 { label
/freebsd/sys/contrib/device-tree/Bindings/display/bridge/
H A Dsii902x.txt30 - clock-names: "mclk"
31 Describes SII902x MCLK input. MCLK can be used to produce
64 clocks = <&mclk>;
65 clock-names = "mclk";
H A Dsil,sii9022.yaml74 description: MCLK input. MCLK can be used to produce HDMI audio CTS values.
77 const: mclk
129 clocks = <&mclk>;
130 clock-names = "mclk";
/freebsd/sys/contrib/device-tree/Bindings/media/i2c/
H A Dtoshiba,tc358746.yaml41 then the mclk rate must be at least: (2 * link-frequency) / 8
44 mclk-div
49 The clock name of the MCLK output, the default name is tc358746-mclk.
150 /* sensor mclk provider */
H A Dmt9m111.txt10 - clock-names: shall be "mclk".
27 clocks = <&mclk>;
28 clock-names = "mclk";
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dcirrus,lochnagar.yaml54 - ln-psia1-mclk # Optional input clock from external connector.
55 - ln-psia2-mclk # Optional input clock from external connector.
56 - ln-spdif-mclk # Optional input clock from SPDIF.
58 - ln-adat-mclk # Optional input clock from ADAT.

12345678910>>...25