Home
last modified time | relevance | path

Searched full:mb (Results 1 – 25 of 2221) sorted by relevance

12345678910>>...89

/linux/drivers/mailbox/
H A Drockchip-mailbox.c38 struct rockchip_mbox *mb; member
54 struct rockchip_mbox *mb = dev_get_drvdata(chan->mbox->dev); in rockchip_mbox_send_data() local
56 struct rockchip_mbox_chan *chans = mb->chans; in rockchip_mbox_send_data()
61 if (msg->rx_size > mb->buf_size) { in rockchip_mbox_send_data()
62 dev_err(mb->mbox.dev, "Transmit size over buf size(%d)\n", in rockchip_mbox_send_data()
63 mb->buf_size); in rockchip_mbox_send_data()
67 dev_dbg(mb->mbox.dev, "Chan[%d]: A2B message, cmd 0x%08x\n", in rockchip_mbox_send_data()
70 mb->chans[chans->idx].msg = msg; in rockchip_mbox_send_data()
72 writel_relaxed(msg->cmd, mb->mbox_base + MAILBOX_A2B_CMD(chans->idx)); in rockchip_mbox_send_data()
73 writel_relaxed(msg->rx_size, mb->mbox_base + in rockchip_mbox_send_data()
[all …]
H A Dtegra-hsp.c234 struct tegra_hsp_mailbox *mb = &hsp->mailboxes[bit]; in tegra_hsp_shared_irq() local
236 if (mb->producer) { in tegra_hsp_shared_irq()
246 hsp->mask &= ~BIT(HSP_INT_EMPTY_SHIFT + mb->index); in tegra_hsp_shared_irq()
252 mbox_chan_txdone(mb->channel.chan, 0); in tegra_hsp_shared_irq()
260 struct tegra_hsp_mailbox *mb = &hsp->mailboxes[bit]; in tegra_hsp_shared_irq() local
262 if (!mb->producer) in tegra_hsp_shared_irq()
263 mb->ops->recv(&mb->channel); in tegra_hsp_shared_irq()
455 struct tegra_hsp_mailbox *mb = chan->con_priv; in tegra_hsp_mailbox_send_data() local
456 struct tegra_hsp *hsp = mb->channel.hsp; in tegra_hsp_mailbox_send_data()
459 if (WARN_ON(!mb->producer)) in tegra_hsp_mailbox_send_data()
[all …]
/linux/drivers/scsi/qla2xxx/
H A Dqla_mbx.c95 * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data.
161 mcp->mb[0] = MBS_LINK_DOWN_ERROR; in qla2x00_mailbox_command()
171 !is_rom_cmd(mcp->mb[0])) || ha->flags.eeh_busy) { in qla2x00_mailbox_command()
174 mcp->mb[0]); in qla2x00_mailbox_command()
188 mcp->mb[0]); in qla2x00_mailbox_command()
198 ha->flags.purge_mbox, ha->flags.eeh_busy, mcp->mb[0]); in qla2x00_mailbox_command()
208 "Prepare to issue mbox cmd=0x%x.\n", mcp->mb[0]); in qla2x00_mailbox_command()
228 iptr = mcp->mb; in qla2x00_mailbox_command()
229 command = mcp->mb[0]; in qla2x00_mailbox_command()
383 mcp->mb[0] = MBS_LINK_DOWN_ERROR; in qla2x00_mailbox_command()
[all …]
H A Dqla_isr.c349 uint16_t mb[8]; in qla2100_intr_handler() local
393 mb[0] = RD_MAILBOX_REG(ha, reg, 0); in qla2100_intr_handler()
394 if (mb[0] > 0x3fff && mb[0] < 0x8000) { in qla2100_intr_handler()
395 qla2x00_mbx_completion(vha, mb[0]); in qla2100_intr_handler()
397 } else if (mb[0] > 0x7fff && mb[0] < 0xc000) { in qla2100_intr_handler()
398 mb[1] = RD_MAILBOX_REG(ha, reg, 1); in qla2100_intr_handler()
399 mb[2] = RD_MAILBOX_REG(ha, reg, 2); in qla2100_intr_handler()
400 mb[3] = RD_MAILBOX_REG(ha, reg, 3); in qla2100_intr_handler()
401 qla2x00_async_event(vha, rsp, mb); in qla2100_intr_handler()
406 mb[0]); in qla2100_intr_handler()
[all …]
/linux/drivers/power/supply/
H A Dipaq_micro_battery.c51 struct micro_battery *mb = container_of(work, in micro_battery_work() local
61 ipaq_micro_tx_msg_sync(mb->micro, &msg_battery); in micro_battery_work()
75 mb->ac = msg_battery.rx_data[0]; in micro_battery_work()
76 mb->chemistry = msg_battery.rx_data[1]; in micro_battery_work()
77 mb->voltage = ((((unsigned short)msg_battery.rx_data[3] << 8) + in micro_battery_work()
79 mb->flag = msg_battery.rx_data[4]; in micro_battery_work()
85 ipaq_micro_tx_msg_sync(mb->micro, &msg_sensor); in micro_battery_work()
86 mb->temperature = msg_sensor.rx_data[1] << 8 | msg_sensor.rx_data[0]; in micro_battery_work()
88 queue_delayed_work(mb->wq, &mb->update, msecs_to_jiffies(BATT_PERIOD)); in micro_battery_work()
93 struct micro_battery *mb = dev_get_drvdata(b->dev.parent); in get_capacity() local
[all …]
/linux/drivers/scsi/lpfc/
H A Dlpfc_mbox.c136 MAILBOX_t *mb; in lpfc_dump_static_vport() local
140 mb = &pmb->u.mb; in lpfc_dump_static_vport()
144 mb->mbxCommand = MBX_DUMP_MEMORY; in lpfc_dump_static_vport()
145 mb->un.varDmp.type = DMP_NV_PARAMS; in lpfc_dump_static_vport()
146 mb->un.varDmp.entry_index = offset; in lpfc_dump_static_vport()
147 mb->un.varDmp.region_id = DMP_REGION_VPORT; in lpfc_dump_static_vport()
148 mb->mbxOwner = OWN_HOST; in lpfc_dump_static_vport()
152 mb->un.varDmp.cv = 1; in lpfc_dump_static_vport()
153 mb->un.varDmp.word_cnt = DMP_RSP_SIZE/sizeof(uint32_t); in lpfc_dump_static_vport()
166 mb->un.varWords[3] = putPaddrLow(mp->phys); in lpfc_dump_static_vport()
[all …]
/linux/drivers/gpu/drm/nouveau/include/nvif/
H A Dpush.h130 #define PUSH_2(X,f,ds,n,o,p,s,mB,dB,mA,dA,a...) do { \ argument
131 PUSH_ASSERT((mB) - (mA) == (1?PUSH_##o##_INC), "mthd1"); \
133 PUSH_##f(X, (p), X##mB, 0, o, (dB), ds, ""); \
135 #define PUSH_3(X,f,ds,n,o,p,s,mB,dB,mA,dA,a...) do { \ argument
136 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd2"); \
138 PUSH_##f(X, (p), X##mB, 0, o, (dB), ds, ""); \
140 #define PUSH_4(X,f,ds,n,o,p,s,mB,dB,mA,dA,a...) do { \ argument
141 PUSH_ASSERT((mB) - (mA) == (0?PUSH_##o##_INC), "mthd3"); \
143 PUSH_##f(X, (p), X##mB, 0, o, (dB), ds, ""); \
145 #define PUSH_5(X,f,ds,n,o,p,s,mB,dB,mA,dA,a...) do { \ argument
[all …]
/linux/net/can/
H A Dgw.c654 struct cgw_fdframe_mod mb; in cgw_put_job() local
657 memcpy(&mb.cf, &gwj->mod.modframe.and, sizeof(mb.cf)); in cgw_put_job()
658 mb.modtype = gwj->mod.modtype.and; in cgw_put_job()
659 if (nla_put(skb, CGW_FDMOD_AND, sizeof(mb), &mb) < 0) in cgw_put_job()
664 memcpy(&mb.cf, &gwj->mod.modframe.or, sizeof(mb.cf)); in cgw_put_job()
665 mb.modtype = gwj->mod.modtype.or; in cgw_put_job()
666 if (nla_put(skb, CGW_FDMOD_OR, sizeof(mb), &mb) < 0) in cgw_put_job()
671 memcpy(&mb.cf, &gwj->mod.modframe.xor, sizeof(mb.cf)); in cgw_put_job()
672 mb.modtype = gwj->mod.modtype.xor; in cgw_put_job()
673 if (nla_put(skb, CGW_FDMOD_XOR, sizeof(mb), &mb) < 0) in cgw_put_job()
[all …]
/linux/drivers/net/ethernet/apple/
H A Dmacmace.c266 volatile struct mace *mb = mp->mace; in mace_reset() local
272 mb->biucc = SWRST; in mace_reset()
273 if (mb->biucc & SWRST) { in mace_reset()
284 mb->maccc = 0; /* turn off tx, rx */ in mace_reset()
285 mb->imr = 0xFF; /* disable all intrs for now */ in mace_reset()
286 i = mb->ir; in mace_reset()
288 mb->biucc = XMTSP_64; in mace_reset()
289 mb->utr = RTRD; in mace_reset()
290 mb->fifocc = XMTFW_8 | RCVFW_64 | XMTFWU | RCVFWU; in mace_reset()
292 mb->xmtfc = AUTO_PAD_XMIT; /* auto-pad short frames */ in mace_reset()
[all …]
H A Dmace.c319 volatile struct mace __iomem *mb = mp->mace; in mace_reset() local
325 out_8(&mb->biucc, SWRST); in mace_reset()
326 if (in_8(&mb->biucc) & SWRST) { in mace_reset()
337 out_8(&mb->imr, 0xff); /* disable all intrs for now */ in mace_reset()
338 i = in_8(&mb->ir); in mace_reset()
339 out_8(&mb->maccc, 0); /* turn off tx, rx */ in mace_reset()
341 out_8(&mb->biucc, XMTSP_64); in mace_reset()
342 out_8(&mb->utr, RTRD); in mace_reset()
343 out_8(&mb->fifocc, RCVFW_32 | XMTFW_16 | XMTFWU | RCVFWU | XMTBRST); in mace_reset()
344 out_8(&mb->xmtfc, AUTO_PAD_XMIT); /* auto-pad short frames */ in mace_reset()
[all …]
/linux/Documentation/driver-api/cxl/
H A Dmemory-devices.rst61 "pmem_size":"256.00 MiB (268.44 MB)",
62 "ram_size":"256.00 MiB (268.44 MB)",
73 "pmem_size":"256.00 MiB (268.44 MB)",
74 "ram_size":"256.00 MiB (268.44 MB)",
91 "pmem_size":"256.00 MiB (268.44 MB)",
92 "ram_size":"256.00 MiB (268.44 MB)",
103 "pmem_size":"256.00 MiB (268.44 MB)",
104 "ram_size":"256.00 MiB (268.44 MB)",
127 "pmem_size":"256.00 MiB (268.44 MB)",
128 "ram_size":"256.00 MiB (268.44 MB)",
[all …]
/linux/tools/testing/selftests/mm/
H A Dcharge_reserved_hugetlb.sh87 mb=$(($kb / 1024))
88 echo $mb
91 MB=$(get_machine_hugepage_size)
101 echo "$cgroup_limit" >$cgroup_path/$name/hugetlb.${MB}MB.$fault_limit_file
105 $cgroup_path/$name/hugetlb.${MB}MB.$reservation_limit_file
117 local path="$cgroup_path/$cgroup/hugetlb.${MB}MB.$reservation_usage_file"
130 local path="$cgroup_path/$cgroup/hugetlb.${MB}MB.$reservation_usage_file"
143 local path="$cgroup_path/$cgroup/hugetlb.${MB}MB.$fault_usage_file"
169 local hugetlb_usage=$cgroup_path/$cgroup/hugetlb.${MB}MB.$fault_usage_file
170 local reserved_usage=$cgroup_path/$cgroup/hugetlb.${MB}MB.$reservation_usage_file
[all …]
H A Dhugetlb_reparenting_test.sh44 mb=$(($kb / 1024))
45 echo $mb
48 MB=$(get_machine_hugepage_size)
79 echo actual a = $((${actual_a%% *} / 1024 / 1024)) MB
80 echo expected a = $((${expected_a%% *} / 1024 / 1024)) MB
88 actual_a_hugetlb="$(cat "$CGROUP_ROOT"/a/hugetlb.${MB}MB.$usage_file)"
91 echo actual a hugetlb = $((${actual_a_hugetlb%% *} / 1024 / 1024)) MB
92 echo expected a hugetlb = $((${expected_a_hugetlb%% *} / 1024 / 1024)) MB
107 echo actual b = $((${actual_b%% *} / 1024 / 1024)) MB
108 echo expected b = $((${expected_b%% *} / 1024 / 1024)) MB
[all …]
/linux/arch/parisc/include/asm/
H A Dassembly.h62 #define LDREGM ldd,mb
314 fldd,mb -8(\regs), %fr30
315 fldd,mb -8(\regs), %fr29
316 fldd,mb -8(\regs), %fr28
317 fldd,mb -8(\regs), %fr27
318 fldd,mb -8(\regs), %fr26
319 fldd,mb -8(\regs), %fr25
320 fldd,mb -8(\regs), %fr24
321 fldd,mb -8(\regs), %fr23
322 fldd,mb -8(\regs), %fr22
[all …]
/linux/drivers/media/pci/cx18/
H A Dcx18-mailbox.c105 static void dump_mb(struct cx18 *cx, struct cx18_mailbox *mb, char *name) in dump_mb() argument
113 name, mb->request, mb->ack, mb->cmd, mb->error, in dump_mb()
114 u32arr2hex(mb->args, MAX_MB_ARGUMENTS, argstr)); in dump_mb()
234 struct cx18_mailbox *mb; in epu_dma_done() local
240 mb = &order->mb; in epu_dma_done()
241 handle = mb->args[0]; in epu_dma_done()
248 "stale" : "good", mb->request); in epu_dma_done()
252 mdl_ack_count = mb->args[2]; in epu_dma_done()
281 mb->request); in epu_dma_done()
329 CX18_DEBUG_INFO("%x %s\n", order->mb.args[0], str); in epu_debug()
[all …]
/linux/tools/perf/Documentation/
H A Dperf-iostat.txt18 - Inbound Read - I/O devices below root port read from the host memory, in MB
20 - Inbound Write - I/O devices below root port write to the host memory, in MB
22 - Outbound Read - CPU reads from I/O devices below root port, in MB
24 - Outbound Write - CPU writes to I/O devices below root port, in MB
61 … port Inbound Read(MB) Inbound Write(MB) Outbound Read(MB) Outbound Write(MB)
80 … port Inbound Read(MB) Inbound Write(MB) Outbound Read(MB) Outbound Write(MB)
/linux/tools/memory-model/
H A Dlinux-kernel.def17 smp_store_mb(X,V) { __store{once}(X,V); __fence{mb}; }
20 smp_mb() { __fence{mb}; }
31 xchg(X,V) __xchg{mb}(X,V)
35 cmpxchg(X,V,W) __cmpxchg{mb}(X,V,W)
71 atomic_add_return(V,X) __atomic_op_return{mb}(X,+,V)
75 atomic_fetch_add(V,X) __atomic_fetch_op{mb}(X,+,V)
80 atomic_inc_return(X) __atomic_op_return{mb}(X,+,1)
84 atomic_fetch_inc(X) __atomic_fetch_op{mb}(X,+,1)
89 atomic_sub_return(V,X) __atomic_op_return{mb}(X,-,V)
93 atomic_fetch_sub(V,X) __atomic_fetch_op{mb}(X,-,V)
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dv3-v360epc-pci.txt11 second the configuration area register space, 16MB
18 each be exactly 256MB (0x10000000) in size.
22 be aligned to a 1MB boundary, and may be 1MB, 2MB, 4MB, 8MB, 16MB, 32MB,
23 64MB, 128MB, 256MB, 512MB, 1GB or 2GB in size. The memory should be marked
50 0x20000000 0 0x20000000 /* 512 MB @ LB 20000000 1:1 */
/linux/drivers/media/pci/ivtv/
H A Divtv-mailbox.c131 static int try_mailbox(struct ivtv *itv, struct ivtv_mailbox_data *mbdata, int mb) in try_mailbox() argument
133 u32 flags = readl(&mbdata->mbox[mb].flags); in try_mailbox()
137 if (is_free && !test_and_set_bit(mb, &mbdata->busy)) { in try_mailbox()
138 write_sync(IVTV_MBOX_DRIVER_BUSY, &mbdata->mbox[mb].flags); in try_mailbox()
149 int i, mb; in get_mailbox() local
160 for (mb = 1; mb <= max_mbox; mb++) in get_mailbox()
161 if (try_mailbox(itv, mbdata, mb)) in get_mailbox()
162 return mb; in get_mailbox()
205 int flags, mb, i; in ivtv_api_call() local
215 IVTV_ERR("Invalid MB call: cmd = 0x%02x, args = %d\n", cmd, args); in ivtv_api_call()
[all …]
/linux/arch/x86/kernel/
H A Dearly-quirks.c243 #define MB(x) (KB (KB (x))) macro
253 return MB(1); in i830_tseg_size()
268 case I845_TSEG_SIZE_1M: return MB(1); in i845_tseg_size()
282 return MB(1); in i85x_tseg_size()
287 return read_pci_config_byte(0, 0, 0, I830_DRB3) * MB(32); in i830_mem_size()
292 return read_pci_config_byte(0, 0, 1, I85X_DRB3) * MB(32); in i85x_mem_size()
364 case I830_GMCH_GMS_STOLEN_1024: return MB(1); in i830_stolen_size()
365 case I830_GMCH_GMS_STOLEN_8192: return MB(8); in i830_stolen_size()
384 case I855_GMCH_GMS_STOLEN_1M: return MB(1); in gen3_stolen_size()
385 case I855_GMCH_GMS_STOLEN_4M: return MB(4); in gen3_stolen_size()
[all …]
/linux/fs/btrfs/tests/
H A Dfree-space-tests.c430 * Extent entry covering free space range [128Mb - 256Kb, 128Mb - 128Kb[ in test_steal_space_from_bitmap_to_extent()
438 /* Bitmap entry covering free space range [128Mb + 512Kb, 256Mb[ */ in test_steal_space_from_bitmap_to_extent()
454 * [128Mb - 256Kb, 128Mb - 128Kb[ in test_steal_space_from_bitmap_to_extent()
455 * [128Mb + 512Kb, 128Mb + 768Kb[ in test_steal_space_from_bitmap_to_extent()
476 * Confirm that the bitmap range [128Mb + 768Kb, 256Mb[ isn't marked in test_steal_space_from_bitmap_to_extent()
486 * Confirm that the region [128Mb + 256Kb, 128Mb + 512Kb[, which is in test_steal_space_from_bitmap_to_extent()
495 * Confirm that the region [128Mb, 128Mb + 256Kb[, which is covered in test_steal_space_from_bitmap_to_extent()
504 * Now lets mark the region [128Mb, 128Mb + 512Kb[ as free too. But, in test_steal_space_from_bitmap_to_extent()
548 * Now mark the region [128Mb - 128Kb, 128Mb[ as free too. This will in test_steal_space_from_bitmap_to_extent()
550 * the free space [128Mb - 256Kb, 128Mb - 128Kb[. in test_steal_space_from_bitmap_to_extent()
[all …]
/linux/Documentation/arch/xtensa/
H A Dmmu.rst62 5. The parent-bus-address value is rounded down to the nearest 256MB boundary
64 6. The IO area covers the entire 256MB segment of parent-bus-address; the
83 | VMALLOC area | VMALLOC_START 0xc0000000 128MB - 64KB
96 | | (4MB * DCACHE_N_COLORS)
104 | Cached KSEG | XCHAL_KSEG_CACHED_VADDR 0xd0000000 128MB
106 | Uncached KSEG | XCHAL_KSEG_BYPASS_VADDR 0xd8000000 128MB
108 | Cached KIO | XCHAL_KIO_CACHED_VADDR 0xe0000000 256MB
110 | Uncached KIO | XCHAL_KIO_BYPASS_VADDR 0xf0000000 256MB
114 256MB cached + 256MB uncached layout::
126 | VMALLOC area | VMALLOC_START 0xa0000000 128MB - 64KB
[all …]
/linux/Documentation/arch/x86/x86_64/
H A Dmm.rst20 from TB to GB and then MB/KB.
65 …ffffffff80000000 | -2 GB | ffffffff9fffffff | 512 MB | kernel text mapping, mapped to physic…
66 ffffffff80000000 |-2048 MB | | |
67 ffffffffa0000000 |-1536 MB | fffffffffeffffff | 1520 MB | module mapping space
68 ffffffffff000000 | -16 MB | | |
69 …FIXADDR_START | ~-11 MB | ffffffffff5fffff | ~0.5 MB | kernel-internal fixmap range, variable s…
70 ffffffffff600000 | -10 MB | ffffffffff600fff | 4 kB | legacy vsyscall ABI
71 ffffffffffe00000 | -2 MB | ffffffffffffffff | 2 MB | ... unused hole
124 …ffffffff80000000 | -2 GB | ffffffff9fffffff | 512 MB | kernel text mapping, mapped to physic…
125 ffffffff80000000 |-2048 MB | | |
[all …]
/linux/sound/usb/line6/
H A Dmidibuf.h23 extern int line6_midibuf_bytes_used(struct midi_buffer *mb);
24 extern int line6_midibuf_bytes_free(struct midi_buffer *mb);
25 extern void line6_midibuf_destroy(struct midi_buffer *mb);
26 extern int line6_midibuf_ignore(struct midi_buffer *mb, int length);
27 extern int line6_midibuf_init(struct midi_buffer *mb, int size, int split);
28 extern int line6_midibuf_read(struct midi_buffer *mb, unsigned char *data,
30 extern void line6_midibuf_reset(struct midi_buffer *mb);
31 extern int line6_midibuf_write(struct midi_buffer *mb, unsigned char *data,
/linux/arch/arc/plat-axs10x/
H A Daxs10x.c44 * | snps,dw-apb-intc (MB)| in axs10x_enable_gpio_intc_wire()
55 * DT hardware topology - connect MB intc directly to cpu intc in axs10x_enable_gpio_intc_wire()
94 char mb[32]; in axs10x_early_init() local
104 scnprintf(mb, 32, "MainBoard v%d", mb_rev); in axs10x_early_init()
105 axs10x_print_board_ver(CREG_MB_VER, mb); in axs10x_early_init()
121 * Each AXI master has a 4GB memory map specified as 16 apertures of 256MB, each
122 * of which maps to a corresponding 256MB aperture in Target slave memory map.
127 * Access from cpu to MB controllers such as GMAC is setup using AXI Tunnel:
131 * MB AXI Tunnel Master, which also has a mem map setup
133 * In the reverse direction, MB AXI Masters (e.g. GMAC) mem map is setup
[all …]

12345678910>>...89