Home
last modified time | relevance | path

Searched +full:lpc1850 +full:- +full:scu (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnxp,lpc1850-scu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/nxp,lpc1850-scu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP LPC18xx/43xx SCU pin controller
11 the NXP 1850/4350 user manual or the pin table in the pinctrl-lpc18xx
15 - Frank Li <Frank.Li@nxp.com>
19 const: nxp,lpc1850-scu
28 '-pins$':
37 - $ref: pincfg-node.yaml#
[all …]
/linux/Documentation/devicetree/bindings/reset/
H A Dnxp,lpc1850-rgu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/reset/nxp,lpc1850-rgu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP LPC1850 Reset Generation Unit (RGU)
10 - Frank Li <Frank.Li@nxp.com>
14 const: nxp,lpc1850-rgu
22 clock-names:
24 - const: delay
25 - const: reg
[all …]
/linux/arch/arm/boot/dts/nxp/lpc/
H A Dlpc18xx.dtsi9 * Released under the terms of 3-clause BSD License
14 #include "../../armv7-m.dtsi"
16 #include "dt-bindings/clock/lpc18xx-cgu.h"
17 #include "dt-bindings/clock/lpc18xx-ccu.h"
23 #address-cells = <1>;
24 #size-cells = <1>;
27 #address-cells = <1>;
28 #size-cells = <0>;
31 compatible = "arm,cortex-m3";
40 compatible = "fixed-clock";
[all …]
/linux/Documentation/devicetree/bindings/serial/
H A D8250.yaml3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - devicetree@vger.kernel.org
13 - $ref: serial.yaml#
14 - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml#
15 - if:
17 - required:
18 - aspeed,lpc-io-reg
19 - required:
20 - aspeed,lpc-interrupts
[all …]
/linux/drivers/pinctrl/
H A Dpinctrl-lpc18xx.c2 * Pinctrl driver for NXP LPC18xx/LPC43xx System Control Unit (SCU)
18 #include <linux/pinctrl/pinconf-generic.h>
24 #include "pinctrl-utils.h"
26 /* LPC18XX SCU analog function registers */
32 /* LPC18XX SCU pin register definitions */
54 /* LPC18XX SCU pin interrupt select registers */
68 TYPE_ND, /* Normal-drive */
69 TYPE_HD, /* High-drive */
70 TYPE_HS, /* High-speed */
639 {"nxp,gpio-pin-interrupt", PIN_CONFIG_GPIO_PIN_INT, 0},
[all …]