Home
last modified time | relevance | path

Searched +full:lpc1850 +full:- +full:cgu (Results 1 – 4 of 4) sorted by relevance

/linux/arch/arm/boot/dts/nxp/lpc/
H A Dlpc18xx.dtsi9 * Released under the terms of 3-clause BSD License
14 #include "../../armv7-m.dtsi"
16 #include "dt-bindings/clock/lpc18xx-cgu.h"
17 #include "dt-bindings/clock/lpc18xx-ccu.h"
23 #address-cells = <1>;
24 #size-cells = <1>;
27 #address-cells = <1>;
28 #size-cells = <0>;
31 compatible = "arm,cortex-m3";
40 compatible = "fixed-clock";
[all …]
/linux/Documentation/devicetree/bindings/watchdog/
H A Dnxp,lpc1850-wwdt.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/watchdog/nxp,lpc1850-wwdt.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Animesh Agarwal <animeshagarwal28@gmail.com>
14 const: nxp,lpc1850-wwdt
21 - description: Watchdog counter clock
22 - description: Register interface clock
24 clock-names:
26 - const: wdtclk
[all …]
/linux/Documentation/devicetree/bindings/reset/
H A Dnxp,lpc1850-rgu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/reset/nxp,lpc1850-rgu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP LPC1850 Reset Generation Unit (RGU)
10 - Frank Li <Frank.Li@nxp.com>
14 const: nxp,lpc1850-rgu
22 clock-names:
24 - const: delay
25 - const: reg
[all …]
/linux/drivers/clk/nxp/
H A Dclk-lpc18xx-cgu.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Clk driver for NXP LPC18xx/LPC43xx Clock Generation Unit (CGU)
8 #include <linux/clk-provider.h>
15 #include <dt-bindings/clock/lpc18xx-cgu.h>
17 /* Clock Generation Unit (CGU) registers */
287 * are taken or derived from the LPC1850 user manual (section 12.6.3.3).
299 for (i = LPC18XX_PLL0_MSEL_MAX + 1; x != 0x4000 && i > 0; i--) in lpc18xx_pll0_mdec2msel()
352 ctrl = readl(pll->reg + LPC18XX_CGU_PLL0USB_CTRL); in lpc18xx_pll0_recalc_rate()
353 mdiv = readl(pll->reg + LPC18XX_CGU_PLL0USB_MDIV); in lpc18xx_pll0_recalc_rate()
354 npdiv = readl(pll->reg + LPC18XX_CGU_PLL0USB_NP_DIV); in lpc18xx_pll0_recalc_rate()
[all …]