Home
last modified time | relevance | path

Searched +full:layer +full:- +full:depth (Results 1 – 25 of 207) sorted by relevance

123456789

/linux/Documentation/devicetree/bindings/display/
H A Dxylon,logicvc-display.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/xylon,logicvc-display.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Paul Kocialkowski <paul.kocialkowski@bootlin.com>
16 with Xilinx Zynq-7000 SoCs and Xilinx FPGAs.
20 synthesis time. As a result, many of the device-tree bindings are meant to
24 Layers are declared in the "layers" sub-node and have dedicated configuration.
25 In version 3 of the controller, each layer has fixed memory offset and address
32 - xylon,logicvc-3.02.a-display
[all …]
H A Datmel,lcdc-display.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/atmel,lcdc-display.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Ferre <nicolas.ferre@microchip.com>
11 - Dharma Balasubiramani <dharma.b@microchip.com>
16 input buffer per layer that fetches pixels through the single bus host
17 interface and a look-up table to allow palletized display configurations. The
18 LCDC is programmable on a per layer basis, and supports different LCD
26 - required: [ 'atmel,dmacon' ]
[all …]
/linux/drivers/gpu/drm/logicvc/
H A Dlogicvc_layer.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-2022 Bootlin
41 * What we call depth in this driver only counts color components, not alpha.
53 .depth = 16,
58 .depth = 24,
63 .depth = 24,
86 struct drm_device *drm_dev = drm_plane->dev; in logicvc_plane_atomic_check()
87 struct logicvc_layer *layer = logicvc_layer(drm_plane); in logicvc_plane_atomic_check() local
96 if (!new_state->crtc) in logicvc_plane_atomic_check()
99 crtc_state = drm_atomic_get_existing_crtc_state(new_state->state, in logicvc_plane_atomic_check()
[all …]
H A Dlogicvc_of.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-2022 Bootlin
14 { "lvds-4bits", LOGICVC_DISPLAY_INTERFACE_LVDS_4BITS },
15 { "lvds-3bits", LOGICVC_DISPLAY_INTERFACE_LVDS_3BITS },
33 { "layer", LOGICVC_LAYER_ALPHA_LAYER },
40 .name = "xylon,display-interface",
48 .name = "xylon,display-colorspace",
56 .name = "xylon,display-depth",
60 .name = "xylon,row-stride",
67 .name = "xylon,background-layer",
[all …]
H A Dlogicvc_layer.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (C) 2019-2022 Bootlin
28 u32 depth; member
37 u32 depth; member
53 struct logicvc_layer *layer,
H A Dlogicvc_mode.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-2022 Bootlin
33 struct drm_device *drm_dev = &logicvc->drm_dev; in logicvc_mode_init()
34 struct drm_mode_config *mode_config = &drm_dev->mode_config; in logicvc_mode_init()
39 ret = drm_vblank_init(drm_dev, mode_config->num_crtc); in logicvc_mode_init()
47 drm_err(drm_dev, "Failed to get primary layer\n"); in logicvc_mode_init()
48 return -EINVAL; in logicvc_mode_init()
51 preferred_depth = layer_primary->formats->depth; in logicvc_mode_init()
53 /* DRM counts alpha in depth, our driver doesn't. */ in logicvc_mode_init()
54 if (layer_primary->formats->alpha) in logicvc_mode_init()
[all …]
/linux/drivers/gpu/drm/vmwgfx/
H A Dvmw_surface_cache.h1 /* SPDX-License-Identifier: GPL-2.0 OR MIT */
4 * Copyright (c) 2021-2024 Broadcom. All Rights Reserved. The term
43 return (tmp > (uint64_t) ((u32) -1)) ? (u32) -1 : tmp; in clamped_umul32()
47 * vmw_surface_get_desc - Look up the appropriate SVGA3dSurfaceDesc for the
60 * vmw_surface_get_mip_size - Given a base level size and the mip level,
69 .depth = max_t(u32, base_level.depth >> mip_level, 1) in vmw_surface_get_mip_size()
80 block_size->width = __KERNEL_DIV_ROUND_UP(pixel_size->width, in vmw_surface_get_size_in_blocks()
81 desc->blockSize.width); in vmw_surface_get_size_in_blocks()
82 block_size->height = __KERNEL_DIV_ROUND_UP(pixel_size->height, in vmw_surface_get_size_in_blocks()
83 desc->blockSize.height); in vmw_surface_get_size_in_blocks()
[all …]
/linux/drivers/net/ethernet/amazon/ena/
H A Dena_com.h1 /* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
3 * Copyright 2015-2020 Amazon.com, Inc. or its affiliates. All rights reserved.
11 #include <linux/dma-mapping.h>
41 #define ADMIN_SQ_SIZE(depth) ((depth) * sizeof(struct ena_admin_aq_entry)) argument
42 #define ADMIN_CQ_SIZE(depth) ((depth) * sizeof(struct ena_admin_acq_entry)) argument
43 #define ADMIN_AENQ_SIZE(depth) ((depth) * sizeof(struct ena_admin_aenq_entry)) argument
374 /* ena_com_mmio_reg_read_request_init - Init the mmio reg read mechanism
375 * @ena_dev: ENA communication layer struct
381 * @return - 0 on success, negative value on failure.
385 /* ena_com_set_mmio_read_mode - Enable/disable the indirect mmio reg read mechanism
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dti,dp83867.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-controller.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83867 device is a robust, low power, fully featured Physical Layer
18 transceiver with integrated PMD sublayers to support 10BASE-Te, 100BASE-TX
19 and 1000BASE-T Ethernet protocols.
23 transformer. This device interfaces directly to the MAC layer through the
34 nvmem-cells:
[all …]
H A Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-phy.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
21 This device interfaces to the MAC layer through Reduced GMII (RGMII) and
[all …]
H A Dintel,dwmac-plat.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/intel,dwmac-plat.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Intel DWMAC glue layer
10 - Vineetha G. Jaya Kumaran <vineetha.g.jaya.kumaran@intel.com>
17 - intel,keembay-dwmac
19 - compatible
22 - $ref: snps,dwmac.yaml#
27 - items:
[all …]
H A Dstarfive,jh7110-dwmac.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/net/starfive,jh7110-dwmac.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: StarFive JH7110 DWMAC glue layer
11 - Emil Renner Berthing <kernel@esmil.dk>
12 - Samin Guo <samin.guo@starfivetech.com>
19 - starfive,jh7100-dwmac
20 - starfive,jh7110-dwmac
22 - compatible
[all …]
/linux/drivers/infiniband/hw/efa/
H A Defa_com.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 * Copyright 2018-2024 Amazon.com, Inc. or its affiliates. All rights reserved.
74 struct efa_com_mmio_read *mmio_read = &edev->mmio_read; in efa_com_reg_read32()
80 read_resp = mmio_read->read_resp; in efa_com_reg_read32()
82 spin_lock(&mmio_read->lock); in efa_com_reg_read32()
83 mmio_read->seq_num++; in efa_com_reg_read32()
86 read_resp->req_id = mmio_read->seq_num + 0x9aL; in efa_com_reg_read32()
89 mmio_read->seq_num); in efa_com_reg_read32()
91 writel(mmio_read_reg, edev->reg_bar + EFA_REGS_MMIO_REG_READ_OFF); in efa_com_reg_read32()
93 exp_time = jiffies + usecs_to_jiffies(mmio_read->mmio_read_timeout); in efa_com_reg_read32()
[all …]
/linux/include/scsi/
H A Dscsi_host.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 #include <linux/blk-mq.h>
31 * enum scsi_timeout_action - How to handle a command that timed out.
49 * Additional per-command data allocated for the driver.
77 * For compatibility, any other non-zero return is treated the
123 * When unknown ioctl is passed return -ENOIOCTLCMD.
136 * define one of these if you don't want to - there is a default
139 * own strategy routine, this is where it is specified. Note - the
159 * Before the mid layer attempts to scan for a new device where none
168 * Return values: 0 on success, non-0 on failure
[all …]
/linux/Documentation/driver-api/surface_aggregator/
H A Dinternal-api.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 :depth: 2
11 Packet Transport Layer
14 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_parser.h
17 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_parser.c
20 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_msgb.h
23 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_packet_layer.h
26 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_packet_layer.c
30 Request Transport Layer
33 .. kernel-doc:: drivers/platform/surface/aggregator/ssh_request_layer.h
[all …]
/linux/drivers/scsi/aic7xxx/
H A DKconfig.aic79xx1 # SPDX-License-Identifier: GPL-2.0-only
4 # $Id: //depot/linux-aic79xx-2.5.0/drivers/scsi/aic7xxx/Kconfig.aic79xx#4 $
11 This driver supports all of Adaptec's Ultra 320 PCI-X
28 Due to resource allocation issues in the Linux SCSI mid-layer, using
35 Per device tag depth can be controlled via the kernel command line
39 int "Initial bus reset delay in milli-seconds"
45 dictated by the SCSI layer and is not affected by this value.
76 are defined in the drivers/scsi/aic7xxx/aic79xx.h - search for the
H A DKconfig.aic7xxx1 # SPDX-License-Identifier: GPL-2.0-only
4 # $Id: //depot/linux-aic79xx-2.5.0/drivers/scsi/aic7xxx/Kconfig.aic7xxx#7 $
7 tristate "Adaptec AIC7xxx Fast -> U160 support"
33 Due to resource allocation issues in the Linux SCSI mid-layer, using
40 Per device tag depth can be controlled via the kernel command line
44 int "Initial bus reset delay in milli-seconds"
50 dictated by the SCSI layer and is not affected by this value.
81 are defined in the drivers/scsi/aic7xxx/aic7xxx.h - search for the
/linux/Documentation/sound/cards/
H A Daudiophile-usb.rst2 Guide to using M-Audio Audiophile USB with ALSA and Jack
9 This document is a guide to using the M-Audio Audiophile USB (tm) device with
15 * v1.4 - Thibault Le Meur (2007-07-11)
17 - Added Low Endianness nature of 16bits-modes
19 - Modifying document structure
21 * v1.5 - Thibault Le Meur (2007-07-12)
22 - Added AC3/DTS passthru info
35 - This port supports 2 pairs of line-level audio inputs (1/4" TS and RCA)
36 - When the 1/4" TS (jack) connectors are connected, the RCA connectors
47 * sample depth of 16 or 24 bits
[all …]
/linux/drivers/gpu/drm/sti/
H A Dsti_mixer.c1 // SPDX-License-Identifier: GPL-2.0
35 /* id for depth of CRB reg */
56 switch (mixer->id) { in sti_mixer_to_str()
68 return readl(mixer->regs + reg_id); in sti_mixer_reg_read()
74 writel(val, mixer->regs + reg_id); in sti_mixer_reg_write()
77 #define DBGFS_DUMP(reg) seq_printf(s, "\n %-25s 0x%08X", #reg, \
131 seq_puts(s, "---"); in mixer_dbg_crb()
134 if (i < GAM_MIXER_NB_DEPTH_LEVEL - 1) in mixer_dbg_crb()
145 seq_printf(s, "-0x%08X", (int)readl(addr + i * 4)); in mixer_dbg_mxn()
150 struct drm_info_node *node = s->private; in mixer_dbg_show()
[all …]
/linux/drivers/video/fbdev/
H A Dskeletonfb.c2 * linux/drivers/video/skeletonfb.c -- Skeleton for a frame buffer device
23 * layer from the console layer. It also allows one to use fbdev on its own
61 * Even less warranty that it actually works :-)
107 * This allows when one display changes it video resolution (info->var)
136 * xxxfb_open - Optional function. Called when the framebuffer is
155 * xxxfb_release - Optional function. Called when the framebuffer
174 * xxxfb_check_var - Optional function. Validates a var passed in.
191 * function must return -EINVAL.
196 * a copy of the currently working var (info->var). Better is to not
197 * implement this function, as the upper layer will do the copying
[all …]
/linux/Documentation/scsi/
H A Daic79xx.rst1 .. SPDX-License-Identifier: GPL-2.0
28 AIC-7901A Single Channel 64-bit PCI-X 133MHz to
30 AIC-7901B Single Channel 64-bit PCI-X 133MHz to
32 AIC-7902A4 Dual Channel 64-bit PCI-X 133MHz to
34 AIC-7902B Dual Channel 64-bit PCI-X 133MHz to
41 Adaptec SCSI Card 39320 Dual Channel 64-bit PCI-X 133MHz to 7902A4/7902B
43 68-pin, two internal 68-pin)
44 Adaptec SCSI Card 39320A Dual Channel 64-bit PCI-X 133MHz to 7902B
46 68-pin, two internal 68-pin)
47 Adaptec SCSI Card 39320D Dual Channel 64-bit PCI-X 133MHz to 7902A4
[all …]
/linux/include/linux/
H A Dirqdesc.h1 /* SPDX-License-Identifier: GPL-2.0 */
21 * struct irqstat - interrupt statistics
22 * @cnt: real-time interrupt count
33 * struct irq_desc - interrupt descriptor
36 * @handle_irq: highlevel irq-events handler
40 * @depth: disable-depth, for nested irq_disable() calls
41 * @wake_depth: enable depth, for multiple irq_set_irq_wake() callers
42 * @tot_count: stats field for non-percpu irqs
62 * @request_mutex: mutex to protect request/free before locking desc->lock
75 unsigned int depth; /* nested irq disables */ member
[all …]
H A Dif_vlan.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
23 * According to 802.3ac, the packet can be 4 bytes longer. --Klika Jan
31 * struct vlan_hdr - vlan header
41 * struct vlan_ethhdr - vlan ethernet header (ethhdr + vlan_hdr)
70 return (struct vlan_ethhdr *)skb->data; in skb_vlan_eth_hdr()
84 return dev->priv_flags & IFF_802_1Q_VLAN; in is_vlan_dev()
87 #define skb_vlan_tag_present(__skb) (!!(__skb)->vlan_all)
88 #define skb_vlan_tag_get(__skb) ((__skb)->vlan_tci)
89 #define skb_vlan_tag_get_id(__skb) ((__skb)->vlan_tci & VLAN_VID_MASK)
90 #define skb_vlan_tag_get_cfi(__skb) (!!((__skb)->vlan_tci & VLAN_CFI_MASK))
[all …]
/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu_npc_fs.c1 // SPDX-License-Identifier: GPL-2.0
46 [NPC_MPLS1_LBTCBOS] = "lse depth 1 label tc bos",
47 [NPC_MPLS1_TTL] = "lse depth 1 ttl",
48 [NPC_MPLS2_LBTCBOS] = "lse depth 2 label tc bos",
49 [NPC_MPLS2_TTL] = "lse depth 2 ttl",
50 [NPC_MPLS3_LBTCBOS] = "lse depth 3 label tc bos",
51 [NPC_MPLS3_TTL] = "lse depth 3 ttl",
52 [NPC_MPLS4_LBTCBOS] = "lse depth 4 label tc bos",
53 [NPC_MPLS4_TTL] = "lse depth 4",
62 struct npc_mcam *mcam = &rvu->hw->mcam; in npc_is_feature_supported()
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dmediatek,mtk-xhci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/usb/mediatek,mtk-xhci.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Chunfeng Yun <chunfeng.yun@mediatek.com>
14 - $ref: usb-xhci.yaml
19 case 2: supports dual-role mode, and the host is based on xHCI driver.
25 - enum:
26 - mediatek,mt2701-xhci
27 - mediatek,mt2712-xhci
[all …]

123456789