| /freebsd/sys/contrib/device-tree/Bindings/ufs/ |
| H A D | ufshcd-pltfrm.txt | 3 UFSHC nodes are defined to describe on-chip UFS host controllers. 7 - compatible : must contain "jedec,ufs-1.1" or "jedec,ufs-2.0" 10 SoC-specific compatible along with "qcom,ufshc" and 12 "qcom,msm8994-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 13 "qcom,msm8996-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 14 "qcom,msm8998-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 15 "qcom,sdm845-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 16 "qcom,sm8150-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 17 "qcom,sm8250-ufshc", "qcom,ufshc", "jedec,ufs-2.0" 18 "qcom,sm8350-ufshc", "qcom,ufshc", "jedec,ufs-2.0" [all …]
|
| H A D | ufs-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/ufs/ufs-commo [all...] |
| H A D | qcom,ufs.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 11 - Andy Gross <agross@kernel.org> 13 # Select only our matches, not all jedec,ufs-2.0 20 - compatible 25 - enum: 26 - qcom,msm8994-ufshc 27 - qcom,msm8996-ufshc [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/media/i2c/ |
| H A D | maxim,max9286.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Jacopo Mondi <jacopo+renesas@jmondi.org> 12 - Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> 13 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> 14 - Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> 18 Serial Links (GMSL) and outputs them on a CSI-2 D-PHY port using up to 4 data 19 lanes. 24 serializer will output it on a local I2C bus. In the other direction all I2C [all …]
|
| /freebsd/sys/contrib/alpine-hal/ |
| H A D | al_hal_pcie.h | 1 /*- 10 found at http://www.gnu.org/licenses/gpl-2.0.html 43 * - Port initialization 44 * - Link operation 45 * - Interrupts transactions generation (Endpoint mode). 46 * - Configuration Access management functions 47 * - Internal Translation Unit programming 50 * - PCIe transactions generation and reception (except interrupts as mentioned 53 * - Configuration Access: those transactions are generated automatically by 57 * - Interrupt Handling. [all …]
|
| H A D | al_hal_pcie_w_reg.h | 1 /*- 10 found at http://www.gnu.org/licenses/gpl-2.0.html 376 * - If MSI-X is enabled and auto_clear control bit =TRUE, automatically 377 * cleared after MSI-X message associated with this specific interrupt 378 * bit is sent (MSI-X acknowledge is received). 379 * - Software can set a bit in this register by writing 1 to the 381 * Write-0 clears a bit. Write-1 has no effect. 382 * - On CPU Read - If clear_on_read control bit =TRUE, automatically 400 * If Auto-mask control bit =TRUE, automatically set to 1 after MSI-X 408 * Used when auto-mask control bit=True. Enables CPU to clear a specific [all …]
|
| /freebsd/sys/cam/ |
| H A D | cam_ccb.h | 1 /*- 4 * SPDX-License-Identifier: BSD-2-Clause 75 CAM_DIR_BOTH = 0x00000000,/* Data direction (00:IN/OUT) */ 76 CAM_DIR_IN = 0x00000040,/* Data direction (01:DATA IN) */ 77 CAM_DIR_OUT = 0x00000080,/* Data direction (10:DATA OUT) */ 78 CAM_DIR_NONE = 0x000000C0,/* Data direction (11:no data) */ 79 CAM_DIR_MASK = 0x000000C0,/* Data direction Mask */ 129 /* Non-immediate function code */ 135 /* Common function commands: 0x00->0x0F */ 168 /* SCSI Control Functions: 0x10->0x1F */ [all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RegisterPressure.h | 1 //===- RegisterPressure.h - Dynamic Register Pressure -----------*- C++ -*-===// 5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 //===----------------------------------------------------------------------===// 12 //===----------------------------------------------------------------------===// 59 /// TopIdx and BottomIdx. During pressure computation, the maximum pressure per 61 /// computed, the live-in and live-out sets are recorded. 98 /// Pressure increments are tiny, typically 1-2 units, and this is only for 116 return PSetID - 1; in getPSet() 121 return (PSetID - 1) & std::numeric_limits<uint16_t>::max(); in getPSetOrMax() 138 /// empty SmallVector than ever need to be tracked per register class. If more [all …]
|
| H A D | ScheduleDAGInstrs.h | 1 //===- ScheduleDAGInstrs.h - MachineInstr Scheduling ------------*- C++ -*-===// 5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 //===----------------------------------------------------------------------===// 10 /// for a MachineInstr-based dependency graph. 12 //===----------------------------------------------------------------------===// 75 /// For non-data-dependent uses, OpIdx == -1. 137 // ------------------------------------------------ 156 // ------------------------------- 158 /// Defs, Uses - Remember where defs and uses of each register are as we 174 /// Remember a generic side-effecting instruction as we proceed. [all …]
|
| /freebsd/lib/libpmc/pmu-events/arch/x86/cascadelakex/ |
| H A D | uncore-other.json | 10 …"BriefDescription": "LLC misses - Uncacheable reads (from cpu) . Derived from unc_cha_tor_inserts.… 20 "BriefDescription": "LLC misses - Uncacheable reads (from cpu) ", 164 "ScaleUnit": "7.11E-06Bytes", 174 "ScaleUnit": "7.11E-06Bytes", 355 "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Not Needed", 360 …"PublicDescription": "Counts transactions that looked into the multi-socket cacheline Directory st… 365 "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Needed", 370 …"PublicDescription": "Counts transactions that looked into the multi-socket cacheline Directory s… 375 …"BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory writ… 380 …"PublicDescription": "Counts only multi-socket cacheline Directory state updates memory writes iss… [all …]
|
| /freebsd/lib/libpmc/pmu-events/arch/x86/skylakex/ |
| H A D | uncore-other.json | 10 …"BriefDescription": "LLC misses - Uncacheable reads (from cpu) . Derived from unc_cha_tor_inserts.… 20 "BriefDescription": "LLC misses - Uncacheable reads (from cpu) ", 164 "ScaleUnit": "7.11E-06Bytes", 174 "ScaleUnit": "7.11E-06Bytes", 355 "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Not Needed", 360 …"PublicDescription": "Counts transactions that looked into the multi-socket cacheline Directory st… 365 "BriefDescription": "Multi-socket cacheline Directory state lookups; Snoop Needed", 370 …"PublicDescription": "Counts transactions that looked into the multi-socket cacheline Directory s… 375 …"BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory writ… 380 …"PublicDescription": "Counts only multi-socket cacheline Directory state updates memory writes iss… [all …]
|
| /freebsd/contrib/ofed/opensm/man/ |
| H A D | opensm.8 | 4 opensm \- InfiniBand subnet manager and administration (SM/SA) 8 [\-\-version]] 9 [\-F | \-\-config <file_name>] 10 [\-c(reate-config) <file_name>] 11 [\-g(uid) <GUID in hex>] 12 [\-l(mc) <LMC>] 13 [\-p(riority) <PRIORITY>] 14 [\-\-smkey <SM_Key>] 15 [\-\-sm_sl <SL number>] 16 [\-r(eassign_lids)] [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
| H A D | imx8mp-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 13 compatible = "fsl,imx8mp-evk", "fsl,imx8mp"; 16 stdout-path = &uart2; 19 backlight_lvds: backlight-lvds { 20 compatible = "pwm-backlight"; 22 brightness-levels = <0 100>; 23 num-interpolated-steps = <100>; 24 default-brightness-level = <100>; [all …]
|
| /freebsd/contrib/ofed/opensm/opensm/ |
| H A D | osm_ucast_dfsssp.c | 2 * Copyright (c) 2004-2008 Voltaire, Inc. All rights reserved. 3 * Copyright (c) 2002-2015 Mellanox Technologies LTD. All rights reserved. 4 * Copyright (c) 1996-2003 Intel Corporation. All rights reserved. 5 * Copyright (c) 2009-2015 ZIH, TU Dresden, Federal Republic of Germany. All rights reserved. 6 * Copyright (C) 2012-2017 Tokyo Institute of Technology. All rights reserved. 18 * - Redistributions of source code must retain the above 22 * - Redistributions in binary form must reproduce the above 40 * Implementation of OpenSM (deadlock-free) single-source-shortest-path routing 109 uint8_t *vls; /* matrix form assignment lid X lid -> virtual lane */ 114 uint32_t num_pairs; /* number of src->dest pairs incremented in path adding step */ [all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Frontend/OpenMP/ |
| H A D | OMPIRBuilder.h | 1 //===- IR/OpenMPIRBuilder.h - OpenMP encoding builder for LLVM IR - C++ -*-===// 5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 //===----------------------------------------------------------------------===// 12 //===----------------------------------------------------------------------===// 55 /// llvm::SplitBasicBlock and BasicBlock::splitBasicBlock require a well-formed 81 /// Captures attributes that affect generating LLVM-IR using the 90 /// is set when the -fopenmp-is-target-device compiler frontend option is 98 /// if `IsGPU` is true. This restriction might be lifted if an accelerator- 316 return Info->getKind() == OffloadingEntryInfoTargetRegion; in classof() 372 /// The target is marked for non-host devices [all …]
|
| /freebsd/sys/dev/bnxt/bnxt_en/ |
| H A D | hsi_struct_def.h | 1 /*- 34 * Copyright(c) 2001-2025, Broadcom. All rights reserved. The 71 * * 0x0-0xFFF8 - The function ID 72 * * 0xFFF8-0xFFFC, 0xFFFE - Reserved for internal processors 73 * * 0xFFFD - Reserved for user-space HWRM interface 74 * * 0xFFFF - HWRM 122 /* Engine CKV - The Alias key EC curve and ECC public key information. */ 124 /* Engine CKV - Initialization vector. */ 126 /* Engine CKV - Authentication tag. */ 128 /* Engine CKV - The encrypted data. */ [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedA55.td | 1 //==- AArch64SchedCortexA55.td - ARM Cortex-A55 Scheduling Definitions -*- tablegen -*-=// 5 // SPDX-License-Identifier: Apache-2. [all...] |
| /freebsd/sys/dev/qlnx/qlnxe/ |
| H A D | reg_addr.h | 2 * Copyright (c) 2017-2018 Cavium, Inc. 56 …DataWidth:0x4 // DBMUX register. Bit mask for forcing the valid signal per dword (128bit line)… 57 … DataWidth:0x4 // DBMUX register. bit mask for forcing the frame signal per dword (128bit line)… 78 …- For ending "endless completion". 0 - When receiving a completion timeout while receiving a compl… 79 … DataWidth:0x4 // 0 - TXCPL sync fifo pop underflow 1 - TXR sync fifo pop underflow 2 - TXW hea… 80 … // 0 - RX target read and config sync fifo push overflow 1 - RX header sync fifo push overflow 5… 81 …ataWidth:0x14 // 4:0 - TXCPL sync fifo pop status 9:5 - TXR sync fifo pop status 14:10 - TXW hea… 88 …ffff<<0) // Vendor ID. PCI-SIG assigned Manufacturer Identifier. Note: The access attributes of … 90 …ce Identifier. Note: The access attributes of this field are as follows: - Dbi: if (DBI_RO_WR_E… 116 … (0x1<<9) // Fast back-to-back transaction ena… [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sm6125.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/clock/qcom,dispcc-sm6125.h> 7 #include <dt-bindings/clock/qcom,gcc-sm6125.h> 8 #include <dt-bindings/clock/qcom,rpmcc.h> 9 #include <dt-bindings/dma/qcom-gpi.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/power/qcom-rpmpd.h> 15 interrupt-parent = <&intc>; 16 #address-cells = <2>; [all …]
|
| H A D | sc8280xp.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 7 #include <dt-bindings/clock/qcom,dispcc-sc8280xp.h> 8 #include <dt-bindings/clock/qcom,gcc-sc8280xp.h> 9 #include <dt-bindings/clock/qcom,gpucc-sc8280xp.h> 10 #include <dt-bindings/clock/qcom,rpmh.h> 11 #include <dt-bindings/clock/qcom,sc8280xp-camcc.h> 12 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h> 13 #include <dt-bindings/interconnect/qcom,osm-l3.h> 14 #include <dt-bindings/interconnect/qcom,sc8280xp.h> 15 #include <dt-bindings/interrupt-controller/arm-gic.h> [all …]
|
| H A D | msm8996.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2015, The Linux Foundation. All rights reserved. 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/qcom,gcc-msm8996.h> 8 #include <dt-bindings/clock/qcom,mmcc-msm8996.h> 9 #include <dt-bindings/clock/qcom,rpmcc.h> 10 #include <dt-bindings/interconnect/qcom,msm8996.h> 11 #include <dt-bindings/interconnect/qcom,msm8996-cbf.h> 12 #include <dt-bindings/firmware/qcom,scm.h> 13 #include <dt-bindings/gpio/gpio.h> [all …]
|
| H A D | msm8998.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/qcom,gcc-msm8998.h> 6 #include <dt-bindings/clock/qcom,gpucc-msm8998.h> 7 #include <dt-bindings/clock/qcom,mmcc-msm8998.h> 8 #include <dt-bindings/clock/qcom,rpmcc.h> 9 #include <dt-bindings/firmware/qcom,scm.h> 10 #include <dt-bindings/power/qcom-rpmpd.h> 11 #include <dt-bindings/gpio/gpio.h> 14 interrupt-parent = <&intc>; [all …]
|
| H A D | sc8180x.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved. 4 * Copyright (c) 2020-2023, Linaro Limited 7 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 8 #include <dt-bindings/clock/qcom,gcc-sc8180x.h> 9 #include <dt-bindings/clock/qcom,gpucc-sm8150.h> 10 #include <dt-bindings/clock/qcom,rpmh.h> 11 #include <dt-bindings/interconnect/qcom,icc.h> 12 #include <dt-bindings/interconnect/qcom,osm-l3.h> 13 #include <dt-bindings/interconnect/qcom,sc8180x.h> [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 1 //===- SLPVectorizer.cpp - A bottom up SLP Vectorizer -------- 2274 for (unsigned Lane = 0, Lanes = getNumLanes(); Lane != Lanes; ++Lane) getVL() local [all...] |
| /freebsd/sys/dev/ice/ |
| H A D | ice_lib.c | 1 /* SPDX-License-Identifier: BSD-3-Clause */ 131 u16 ethertype, u16 direction, 270 * ice_map_bar - Map PCIe BAR memory 281 if (bar->res != NULL) { in ice_map_bar() 286 bar->rid = PCIR_BAR(bar_num); in ice_map_bar() 287 bar->res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &bar->rid, in ice_map_bar() 289 if (!bar->res) { in ice_map_bar() 294 bar->tag = rman_get_bustag(bar->res); in ice_map_bar() 295 bar->handle = rman_get_bushandle(bar->res); in ice_map_bar() 296 bar->size = rman_get_size(bar->res); in ice_map_bar() [all …]
|