Home
last modified time | relevance | path

Searched full:lane3 (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/phy/
H A Dphy-rockchip-usbdp.yaml65 lane3. For 4 lanes DP lanes map, we could have "rockchip,dp-lane-mux =
67 phy lane1, DP lane2 on Type-C phy lane2, DP lane3 on Type-C phy lane3. If
/linux/drivers/gpu/drm/amd/display/include/
H A Dgrph_object_ctrl_defs.h245 uint8_t lane3:2; /* Mapping for lane 3 */ member
/linux/arch/arm64/boot/dts/marvell/
H A Darmada-8040-mcbin.dtsi189 "cp0-pcie0-x4-lane2-phy", "cp0-pcie0-x4-lane3-phy";
/linux/drivers/phy/rockchip/
H A Dphy-rockchip-dphy-rx0.c216 /* HS RX Control of lane3 */ in rk_dphy_enable()
/linux/drivers/gpu/drm/msm/registers/display/
H A Ddsi.xml101 <bitfield name="LANE3" pos="7" type="boolean"/>
/linux/lib/zstd/compress/
H A Dzstd_compress.c6970 * Explanation of 0xE8 = 11101000b => [lane0, lane2, lane2, lane3]. in convertSequences_noRepcodes()
7006 * Lane3 = 0 in convertSequences_noRepcodes()
7013 * The upper 16 bytes are [Lane2, Lane3] = [seq1, 0], but we won't use them. in convertSequences_noRepcodes()