Searched +full:jh7110 +full:- +full:pwm (Results  1 – 7 of 7) sorted by relevance
| /linux/Documentation/devicetree/bindings/sound/ | 
| H A D | starfive,jh7110-pwmdac.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---
 4 $id: http://devicetree.org/schemas/sound/starfive,jh7110-pwmdac.yaml#
 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
 7 title: StarFive JH7110 PWM-DAC Controller
 10   The PWM-DAC Controller uses PWM square wave generators plus RC filters to
 11   form a DAC for audio play in StarFive JH7110 SoC. This audio play controller
 16   - Hal Feng <hal.feng@starfivetech.com>
 19   - $ref: dai-common.yaml#
 23     const: starfive,jh7110-pwmdac
 [all …]
 
 | 
| /linux/Documentation/devicetree/bindings/pinctrl/ | 
| H A D | starfive,jh7110-aon-pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause3 ---
 4 $id: http://devicetree.org/schemas/pinctrl/starfive,jh7110-aon-pinctrl.yaml#
 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
 7 title: StarFive JH7110 AON Pin Controller
 10   Bindings for the JH7110 RISC-V SoC from StarFive Technology Ltd.
 15   Some peripherals such as PWM have their I/O go through the 4 "GPIOs".
 18   - Hal Feng <hal.feng@starfivetech.com>
 22     const: starfive,jh7110-aon-pinctrl
 33   interrupt-controller: true
 [all …]
 
 | 
| /linux/Documentation/devicetree/bindings/pwm/ | 
| H A D | opencores,pwm.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause3 ---
 4 $id: http://devicetree.org/schemas/pwm/opencores,pwm.yaml#
 5 $schema: http://devicetree.org/meta-schemas/core.yaml#
 7 title: OpenCores PWM controller
 10   - William Qiu <william.qiu@starfivetech.com>
 13   The OpenCores PTC ip core contains a PWM controller. When operating in PWM
 14   mode, the PTC core generates binary signal with user-programmable low and
 15   high periods. All PTC counters and registers are 32-bit.
 18   - $ref: pwm.yaml#
 [all …]
 
 | 
| /linux/sound/soc/starfive/ | 
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only7 	tristate "JH7110 PWM-DAC device driver"
 11 	 Say Y or M if you want to add support for StarFive JH7110
 12 	 PWM-DAC driver.
 15 	tristate "JH7110 TDM device driver"
 
 | 
| H A D | jh7110_pwmdac.c | 1 // SPDX-License-Identifier: GPL-2.03  * jh7110_pwmdac.c -- StarFive JH7110 PWM-DAC driver
 5  * Copyright (C) 2021-2023 StarFive Technology Co., Ltd.
 115 	value = jh7110_pwmdac_read_reg(dev->base, JH7110_PWMDAC_CTRL);  in jh7110_pwmdac_set_enable()
 121 	jh7110_pwmdac_write_reg(dev->base, JH7110_PWMDAC_CTRL, value);  in jh7110_pwmdac_set_enable()
 128 	value = jh7110_pwmdac_read_reg(dev->base, JH7110_PWMDAC_CTRL);  in jh7110_pwmdac_set_shift()
 129 	if (dev->cfg.shift == PWMDAC_SHIFT_8)  in jh7110_pwmdac_set_shift()
 131 	else if (dev->cfg.shift == PWMDAC_SHIFT_10)  in jh7110_pwmdac_set_shift()
 134 	jh7110_pwmdac_write_reg(dev->base, JH7110_PWMDAC_CTRL, value);  in jh7110_pwmdac_set_shift()
 141 	value = jh7110_pwmdac_read_reg(dev->base, JH7110_PWMDAC_CTRL);  in jh7110_pwmdac_set_duty_cycle()
 [all …]
 
 | 
| /linux/arch/riscv/boot/dts/starfive/ | 
| H A D | jh7110-milkv-mars.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT6 /dts-v1/;
 7 #include "jh7110-common.dtsi"
 10 	model = "Milk-V Mars";
 11 	compatible = "milkv,mars", "starfive,jh7110";
 15 	assigned-clocks = <&aoncrg JH7110_AONCLK_GMAC0_TX>;
 16 	assigned-clock-parents = <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>;
 17 	starfive,tx-use-rgmii-clk;
 34 	rx-internal-delay-ps = <1500>;
 35 	tx-internal-delay-ps = <1500>;
 [all …]
 
 | 
| H A D | jh7110-pine64-star64.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT6 /dts-v1/;
 7 #include "jh7110-common.dtsi"
 11 	compatible = "pine64,star64", "starfive,jh7110";
 18 	starfive,tx-use-rgmii-clk;
 19 	assigned-clocks = <&aoncrg JH7110_AONCLK_GMAC0_TX>;
 20 	assigned-clock-parents = <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>;
 25 	phy-handle = <&phy1>;
 26 	phy-mode = "rgmii-id";
 27 	starfive,tx-use-rgmii-clk;
 [all …]
 
 |