Home
last modified time | relevance | path

Searched +full:irq +full:- +full:mirror (Results 1 – 25 of 63) sorted by relevance

123

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmicrochip,mcp23s08.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Himanshu Bhavani <himanshu.bhavani@siliconsignals.io>
17 - $ref: /schemas/spi/spi-peripheral-props.yaml#
22 - microchip,mcp23s08
23 - microchip,mcp23s17
24 - microchip,mcp23s18
25 - microchip,mcp23008
26 - microchip,mcp23017
[all …]
/linux/Documentation/arch/m68k/
H A Dbuddha-driver.rst8 ------------------------------------------------------------------------
11 Buddha-part of the Catweasel Zorro-II version
21 product number: 0 (42 for Catweasel Z-II)
23 Rom-vector: $1000
25 The card should be a Z-II board, size 64K, not for freemem
26 list, Rom-Vektor is valid, no second Autoconfig-board on the
30 as the Amiga Kickstart does: The lower nibble of the 8-Bit
36 otherwise your chance is only 1:16 to find the board :-).
38 The local memory-map is even active when mapped to $e8:
41 $0-$7e Autokonfig-space, see Z-II docs.
[all …]
/linux/drivers/pinctrl/
H A Dpinctrl-mcp23s08.c1 // SPDX-License-Identifier: GPL-2.0-only
20 #include <linux/pinctrl/pinconf-generic.h>
22 #include "pinctrl-mcp23s08.h"
89 .disable_locking = true, /* mcp->lock protects the regmap */
136 .disable_locking = true, /* mcp->lock protects the regmap */
142 return regmap_read(mcp->regmap, reg << mcp->reg_shift, val); in mcp_read()
147 return regmap_write(mcp->regmap, reg << mcp->reg_shift, val); in mcp_write()
153 return regmap_update_bits(mcp->regmap, reg << mcp->reg_shift, in mcp_update_bits()
210 return -ENOTSUPP; in mcp_pinctrl_get_group_pins()
233 mutex_lock(&mcp->lock); in mcp_pinconf_get()
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dmediatek,net.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Bianconi <lorenzo@kernel.org>
11 - Felix Fietkau <nbd@nbd.name>
20 - mediatek,mt2701-eth
21 - mediatek,mt7623-eth
22 - mediatek,mt7621-eth
23 - mediatek,mt7622-eth
24 - mediatek,mt7629-eth
[all …]
/linux/sound/soc/intel/common/
H A Dsoc-intel-quirks.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * soc-intel-quirks.h - prototypes for quirk autodetection
27 * 3. Despite 1. and 2. still have their IPC IRQ at index 0 rather then 5 in soc_intel_is_byt_cr()
42 struct device *dev = &pdev->dev; in soc_intel_is_byt_cr()
62 /* bits 26:27 mirror PMIC options */ in soc_intel_is_byt_cr()
66 dev_info(dev, "Detected Baytrail-CR platform\n"); in soc_intel_is_byt_cr()
70 dev_info(dev, "BYT-CR not detected\n"); in soc_intel_is_byt_cr()
73 dev_info(dev, "IOSF_MBI not available, no BYT-CR detection\n"); in soc_intel_is_byt_cr()
78 * Some devices detected as BYT-T have only a single IRQ listed, in soc_intel_is_byt_cr()
79 * causing platform_get_irq with index 5 to return -ENXIO. in soc_intel_is_byt_cr()
[all …]
/linux/include/soc/at91/
H A Datmel_tcb.h17 * Many 32-bit Atmel SOCs include one or more TC blocks, each of which holds
18 * three general-purpose 16-bit timers. These timers share one register bank.
19 * Depending on the SOC, each timer may have its own clock and IRQ, or those
23 * clocks or clock gates, and per-timer TIOA and TIOB signals used for PWM
31 * IRQ resources.
37 * struct atmel_tcb_config - SoC data for a Timer/Counter Block
50 * struct atmel_tc - information about a Timer/Counter Block
55 * @irq: irq for each of the three channels
61 * while on others, all TC channels share the same clock and IRQ.
66 * in @irq are actually the same IRQ.
[all …]
/linux/kernel/trace/rv/monitors/nrp/
H A Dnrp.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <trace/events/irq.h>
61 static void handle_irq_entry(void *data, int irq, struct irqaction *action) in handle_irq_entry() argument
72 * which may not mirror the system state but makes the monitor simpler, in handle_sched_need_resched()
/linux/arch/mips/include/asm/dec/
H A Dkn02xa.h36 #define KN02XA_MEM_INTR 0x0e00000c /* write err IRQ stat & ack */
40 * The rest is defined in system-specific headers.
47 #define KN02XA_MER_SIZE (1<<13) /* r/o mirror of MSR_SIZE */
58 * The rest is defined in system-specific headers.
81 extern irqreturn_t dec_kn02xa_be_interrupt(int irq, void *dev_id);
/linux/drivers/scsi/
H A DNCR5380.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 * +1 (303) 666-5836
19 * 1+ (719) 578-3400
20 * 1+ (800) 334-5454
65 * either arbitration is occurring or the phase-indicating signals (
76 #define ICR_TRI_STATE 0x40 /* wo Set to tri-state drivers */
133 #define BASR_DRQ 0x40 /* ro mirror of DRQ pin */
135 #define BASR_IRQ 0x10 /* ro mirror of IRQ pin */
198 #define FLAG_TOSHIBA_DELAY 128 /* Allow for borken CD-ROMs */
201 NCR5380_implementation_fields; /* Board-specific data */
[all …]
/linux/drivers/video/fbdev/mb862xx/
H A Dmb862xxfb.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 int mirror; member
56 resource_size_t fb_base_phys; /* fb base, 36-bit PPC440EPx */
78 unsigned int irq; member
113 gdc_read((par->type + (off)))
116 gdc_write((val), (par->type + (off)))
/linux/drivers/net/arcnet/
H A Dcom90xx.c2 * Linux ARCnet driver - COM90xx chipset (memory-mapped buffers)
4 * Written 1994-1999 by Avery Pennarun.
49 * it on - I think it should be fine if you only have one ARCnet card
86 static int io; /* use the insmod io= irq= shmem= options */
87 static int irq; variable
92 module_param_hw(irq, int, irq, 0);
100 int ports[(0x3f0 - 0x200) / 16 + 1] = { 0 }; in com90xx_probe()
107 if (!io && !irq && !shmem && !*device && com90xx_skip_probe) in com90xx_probe()
110 shmems = kzalloc(((0x100000 - 0xa0000) / 0x800) * sizeof(unsigned long), in com90xx_probe()
114 iomem = kzalloc(((0x100000 - 0xa0000) / 0x800) * sizeof(void __iomem *), in com90xx_probe()
[all …]
H A Darc-rimi.c2 * Linux ARCnet driver - "RIM I" (entirely mem-mapped) cards
4 * Written 1994-1999 by Avery Pennarun.
5 * Written 1999-2000 by Martin Mares <mj@ucw.cz>.
65 * need to be passed a specific shmem address, IRQ, and node ID.
70 pr_info("%s\n", "RIM I (entirely mem-mapped) support"); in arcrimi_probe()
71 pr_info("E-mail me if you actually test the RIM I driver, please!\n"); in arcrimi_probe()
72 pr_info("Given: node %02Xh, shmem %lXh, irq %d\n", in arcrimi_probe()
73 dev->dev_addr[0], dev->mem_start, dev->irq); in arcrimi_probe()
76 if (dev->mem_start <= 0 || dev->irq <= 0) { in arcrimi_probe()
78 pr_err("No autoprobe for RIM I; you must specify the shmem and irq!\n"); in arcrimi_probe()
[all …]
/linux/drivers/md/
H A Draid1.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * RAID-1 management functions.
11 * Better read-balancing code written by Mika Kuoppala <miku@iki.fi>, 2000
19 * - bitmap marked during normal i/o
20 * - bitmap used to skip nondirty blocks during sync
22 * Additions to bitmap code, (C) 2003-2004 Paul Clements, SteelEye Technology:
23 * - persistent bitmap code
38 #include "md-bitmap.h"
39 #include "md-cluster.h"
52 #include "raid1-10.c"
[all …]
/linux/include/linux/
H A Dauxiliary_bus.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2019-2020 Intel Corporation
5 * Please see Documentation/driver-api/auxiliary_bus.rst for more information.
55 * struct auxiliary_device - auxiliary device object.
62 * @sysfs.irqs: irqs xarray contains irq indices which are used by the device,
63 * @sysfs.lock: Synchronize irq sysfs creation,
74 * Registering an auxiliary_device is a three-step process.
77 * sub-device desired. The name, id, dev.release, and dev.parent fields of
88 * be populated with a non-NULL pointer to successfully register the
106 * .. code-block:: c
[all …]
/linux/drivers/comedi/drivers/
H A Dme_daq.c1 // SPDX-License-Identifier: GPL-2.0+
5 * ME-2000i, ME-2600i, ME-3000vm1
13 * Devices: [Meilhaus] ME-2600i (me-2600i), ME-2000i (me-2000i)
35 * PCI BAR2 Memory map (dev->mmio)
76 #define ME_TIMER_DATA_REG(x) (0x0a + ((x) * 2)) /* - | W */
83 #define ME_DAC_CTRL_BIPOLAR(x) BIT(7 - ((x) & 0x3))
84 #define ME_DAC_CTRL_GAIN(x) BIT(11 - ((x) & 0x3))
87 #define ME_AO_DATA_REG(x) (0x14 + ((x) * 2)) /* - | W */
88 #define ME_COUNTER_ENDDATA_REG(x) (0x1c + ((x) * 2)) /* - | W */
89 #define ME_COUNTER_STARTDATA_REG(x) (0x20 + ((x) * 2)) /* - | W */
[all …]
/linux/arch/arc/plat-hsdk/
H A Dplatform.c1 // SPDX-License-Identifier: GPL-2.0-only
36 * --------------------- in hsdk_enable_gpio_intc_wire()
37 * | snps,archs-intc | in hsdk_enable_gpio_intc_wire()
38 * --------------------- in hsdk_enable_gpio_intc_wire()
40 * ---------------------- in hsdk_enable_gpio_intc_wire()
41 * | snps,archs-idu-intc | in hsdk_enable_gpio_intc_wire()
42 * ---------------------- in hsdk_enable_gpio_intc_wire()
46 * ------------------- in hsdk_enable_gpio_intc_wire()
47 * | snps,dw-apb-intc | in hsdk_enable_gpio_intc_wire()
48 * ------------------- in hsdk_enable_gpio_intc_wire()
[all …]
/linux/kernel/irq/
H A Dipi-mux.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #define pr_fmt(fmt) "ipi-mux: " fmt
12 #include <linux/irq.h>
33 atomic_andnot(BIT(irqd_to_hwirq(d)), &icpu->enable); in ipi_mux_mask()
41 atomic_or(ibit, &icpu->enable); in ipi_mux_unmask()
50 if (atomic_read(&icpu->bits) & ibit) in ipi_mux_unmask()
65 * This sequence is the mirror of the one in ipi_mux_unmask(); in ipi_mux_send_mask()
71 pending = atomic_fetch_or_release(ibit, &icpu->bits); in ipi_mux_send_mask()
86 if (!(pending & ibit) && (atomic_read(&icpu->enable) & ibit)) in ipi_mux_send_mask()
118 * ipi_mux_process - Process multiplexed virtual IPIs
[all …]
/linux/drivers/net/ethernet/mediatek/
H A Dmtk_wed.c1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <linux/dma-mapping.h>
102 regmap_update_bits(dev->hw->regs, reg, mask | val, val); in wed_m32()
138 return readl(dev->wlan.base + reg); in wifi_r32()
144 writel(val, dev->wlan.base + reg); in wifi_w32()
164 if (!mtk_wed_is_v3_or_greater(dev->hw)) in mtk_wdma_v3_rx_reset()
173 dev_err(dev->hw->dev, "rx reset failed\n"); in mtk_wdma_v3_rx_reset()
178 dev_err(dev->hw->dev, "rx reset failed\n"); in mtk_wdma_v3_rx_reset()
186 dev_err(dev->hw->dev, "rx reset failed\n"); in mtk_wdma_v3_rx_reset()
191 dev_err(dev->hw->dev, "rx reset failed\n"); in mtk_wdma_v3_rx_reset()
[all …]
/linux/drivers/tty/serial/
H A Daltera_uart.c1 // SPDX-License-Identifier: GPL-2.0+
3 * altera_uart.c -- Altera UART driver
5 * Based on mcf.c -- Freescale ColdFire UART driver
7 * (C) Copyright 2003-2007, Greg Ungerer <gerg@snapgear.com>
53 #define ALTERA_UART_STATUS_DCTS_MSK 0x0400 /* CTS logic-level change */
74 * Local per-uart structure.
80 unsigned short imr; /* Local IMR mirror */
85 return readl(port->membase + (reg << port->regshift)); in altera_uart_readl()
90 writel(dat, port->membase + (reg << port->regshift)); in altera_uart_writel()
106 sigs |= (pp->sigs & TIOCM_RTS); in altera_uart_get_mctrl()
[all …]
/linux/drivers/net/dsa/microchip/
H A Dksz_common.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * Copyright (C) 2017-2025 Microchip Technology Inc.
13 #include <linux/pcs/pcs-xpcs.h>
17 #include <linux/irq.h>
18 #include <linux/platform_data/microchip-ksz.h>
175 int irq; member
198 struct mutex lock_irq; /* IRQ Access */
360 * @mdio_bus_preinit: Function pointer to pre-initialize the MDIO bus
372 * - 0 on success.
373 * - Negative error code on failure.
[all …]
/linux/Documentation/PCI/
H A Dpci.rst1 .. SPDX-License-Identifier: GPL-2.0
7 :Authors: - Martin Mares <mj@ucw.cz>
8 - Grant Grundler <grundler@parisc-linux.org>
11 Since each CPU architecture implements different chip-sets and PCI devices
18 by Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman.
26 "Linux PCI" <linux-pci@atrey.karlin.mff.cuni.cz> mailing list.
38 supporting hot-pluggable PCI, CardBus, and Express-Card in a single driver].
45 - Enable the device
46 - Request MMIO/IOP resources
47 - Set the DMA mask size (for both coherent and streaming DMA)
[all …]
/linux/drivers/net/dsa/
H A Dmt7530.c1 // SPDX-License-Identifier: GPL-2.0-only
49 if (priv->bus) in mt7530_mutex_lock()
50 mutex_lock_nested(&priv->bus->mdio_lock, MDIO_MUTEX_NESTED); in mt7530_mutex_lock()
56 if (priv->bus) in mt7530_mutex_unlock()
57 mutex_unlock(&priv->bus->mdio_lock); in mt7530_mutex_unlock()
63 struct mii_bus *bus = priv->bus; in core_write()
69 ret = bus->write(bus, MT753X_CTRL_PHY_ADDR(priv->mdiodev->addr), in core_write()
75 ret = bus->write(bus, MT753X_CTRL_PHY_ADDR(priv->mdiodev->addr), in core_write()
81 ret = bus->write(bus, MT753X_CTRL_PHY_ADDR(priv->mdiodev->addr), in core_write()
87 ret = bus->write(bus, MT753X_CTRL_PHY_ADDR(priv->mdiodev->addr), in core_write()
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt7622.dtsi6 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/clock/mt7622-clk.h>
12 #include <dt-bindings/phy/phy.h>
13 #include <dt-bindings/power/mt7622-power.h>
14 #include <dt-bindings/reset/mt7622-reset.h>
15 #include <dt-bindings/thermal/thermal.h>
19 interrupt-parent = <&sysirq>;
20 #address-cells = <2>;
[all …]
/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_main.h1 /* SPDX-License-Identifier: GPL-2.0+ */
53 #define PGID_CPU (PGID_AGGR - 6)
54 #define PGID_UC (PGID_AGGR - 5)
55 #define PGID_BC (PGID_AGGR - 4)
56 #define PGID_MC (PGID_AGGR - 3)
57 #define PGID_MCIPV4 (PGID_AGGR - 2)
58 #define PGID_MCIPV6 (PGID_AGGR - 1)
60 /* Non-reserved PGIDs, used for general purpose */
89 #define SE_IDX_QUEUE 0 /* 0-79 : Queue scheduler elements */
90 #define SE_IDX_PORT 80 /* 80-89 : Port schedular elements */
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32mp135f-dk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/st,stm32mp13-regulator.h>
15 #include "stm32mp13-pinctrl.dtsi"
18 model = "STMicroelectronics STM32MP135F-DK Discovery Board";
19 compatible = "st,stm32mp135f-dk", "st,stm32mp135";
[all …]

123