| /linux/arch/x86/kvm/ |
| H A D | ioapic.c | 46 #include "ioapic.h"
54 struct kvm_ioapic *ioapic,
58 static unsigned long ioapic_read_indirect(struct kvm_ioapic *ioapic) in ioapic_read_indirect() argument
62 switch (ioapic->ioregsel) { in ioapic_read_indirect()
70 result = ((ioapic->id & 0xf) << 24); in ioapic_read_indirect()
75 u32 redir_index = (ioapic->ioregsel - 0x10) >> 1; in ioapic_read_indirect()
82 redir_content = ioapic->redirtbl[index].bits; in ioapic_read_indirect()
85 result = (ioapic->ioregsel & 0x1) ? in ioapic_read_indirect()
95 static void rtc_irq_eoi_tracking_reset(struct kvm_ioapic *ioapic) in rtc_irq_eoi_tracking_reset() argument
97 ioapic->rtc_status.pending_eoi = 0; in rtc_irq_eoi_tracking_reset()
[all …]
|
| H A D | ioapic.h | 14 #define IOAPIC_VERSION_ID 0x11 /* IOAPIC version */
26 #define IOAPIC_REG_APIC_ID 0x00 /* x86 IOAPIC only */
28 #define IOAPIC_REG_ARB_ID 0x02 /* x86 IOAPIC only */
30 /*ioapic delivery mode*/
114 int kvm_ioapic_set_irq(struct kvm_ioapic *ioapic, int irq, int irq_source_id,
116 void kvm_ioapic_clear_all(struct kvm_ioapic *ioapic, int irq_source_id);
|
| H A D | irq_comm.c | 22 #include "ioapic.h"
42 struct kvm_ioapic *ioapic = kvm->arch.vioapic; in kvm_set_ioapic_irq() local
43 return kvm_ioapic_set_irq(ioapic, e->irqchip.pin, irq_source_id, level, in kvm_set_ioapic_irq()
|
| /linux/drivers/acpi/ |
| H A D | ioapic.c | 3 * IOAPIC/IOxAPIC/IOSAPIC driver
10 * Based on original drivers/pci/ioapic.c
21 #define pr_fmt(fmt) "ACPI: IOAPIC: " fmt
87 *type = "IOAPIC"; in acpi_is_ioapic()
102 struct acpi_pci_ioapic *ioapic; in handle_ioapic_add() local
111 list_for_each_entry(ioapic, &ioapic_list, list) in handle_ioapic_add()
112 if (ioapic->handle == handle) { in handle_ioapic_add()
123 ioapic = kzalloc(sizeof(*ioapic), GFP_KERNEL); in handle_ioapic_add()
124 if (!ioapic) { in handle_ioapic_add()
125 pr_err("cannot allocate memory for new IOAPIC\n"); in handle_ioapic_add()
[all …]
|
| H A D | processor_core.c | 342 struct acpi_madt_io_apic *ioapic = (struct acpi_madt_io_apic *)entry; in get_ioapic_id() local
344 if (ioapic->global_irq_base != gsi_base) in get_ioapic_id()
347 *phys_addr = ioapic->address; in get_ioapic_id()
348 *ioapic_id = ioapic->id; in get_ioapic_id()
409 * acpi_get_ioapic_id - Get IOAPIC ID and physical address matching @gsi_base
410 * @handle: ACPI object for IOAPIC device
412 * @phys_addr: Pointer to store physical address of matching IOAPIC record
415 * for an ACPI IOAPIC record matching @gsi_base.
416 * Return IOAPIC id and store physical address in @phys_addr if found a match,
|
| H A D | acpi_platform.c | 28 {"ACPI000A", 0}, /* IOAPIC */
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| H A D | intel,ce4100-ioapic.yaml | 4 $id: http://devicetree.org/schemas/interrupt-controller/intel,ce4100-ioapic.yaml#
18 from internal sources and from an external I/O APIC (ioapic).
22 Many of the Intel's generic devices like hpet, ioapic, lapic have
32 const: intel,ce4100-ioapic
56 compatible = "intel,ce4100-ioapic";
|
| H A D | intel,ce4100-lapic.yaml | 18 from internal sources and from an external I/O APIC (ioapic).
22 Many of the Intel's generic devices like hpet, ioapic, lapic have
|
| /linux/arch/x86/kernel/acpi/ |
| H A D | boot.c | 72 * Locks related to IOAPIC hotplug
405 int ioapic; in mp_config_acpi_gsi() local
424 ioapic = mp_find_ioapic(gsi); in mp_config_acpi_gsi()
425 mp_irq.dstapic = mpc_ioapic_id(ioapic); in mp_config_acpi_gsi()
426 mp_irq.dstirq = mp_find_ioapic_pin(ioapic, gsi); in mp_config_acpi_gsi()
436 int ioapic, pin; in mp_register_ioapic_irq() local
438 /* Convert 'gsi' to 'ioapic.pin'(INTIN#) */ in mp_register_ioapic_irq()
439 ioapic = mp_find_ioapic(gsi); in mp_register_ioapic_irq()
440 if (ioapic < 0) { in mp_register_ioapic_irq()
441 pr_warn("Failed to find ioapic for gsi : %u\n", gsi); in mp_register_ioapic_irq()
[all …]
|
| /linux/Documentation/translations/zh_CN/core-api/irq/ |
| H A D | irq-domain.rst | 185 Device --> IOAPIC -> Interrupt remapping Controller -> Local APIC -> CPU
189 1) IOAPIC 控制器
206 IOAPIC irq_domain (manage IOAPIC delivery entries/pins)
|
| /linux/arch/x86/include/asm/ |
| H A D | hw_irq.h | 70 * @ioapic: IOAPIC specific allocation data
83 struct ioapic_alloc_info ioapic; member
|
| H A D | io_apic.h | 103 extern int mpc_ioapic_id(int ioapic);
104 extern unsigned int mpc_ioapic_addr(int ioapic);
145 extern int mp_find_ioapic_pin(int ioapic, u32 gsi);
|
| H A D | apicdef.h | 8 * Constants for various Intel APICs. (local APIC, IOAPIC, etc.)
|
| /linux/drivers/platform/x86/ |
| H A D | intel_scu_wdt.c | 37 /* IOAPIC builds identity mapping between GSI and IRQ on MID */ in tangier_probe()
41 dev_warn(&pdev->dev, "cannot find interrupt %d in ioapic\n", gsi); in tangier_probe()
|
| /linux/Documentation/core-api/irq/ |
| H A D | irq-domain.rst | 222 Device --> IOAPIC -> Interrupt remapping Controller -> Local APIC -> CPU
226 1) IOAPIC controller
243 IOAPIC irq_domain (manage IOAPIC delivery entries/pins)
|
| /linux/arch/x86/kernel/ |
| H A D | mpparse.c | 328 struct mpc_ioapic ioapic; in construct_ioapic_table() local
355 ioapic.type = MP_IOAPIC; in construct_ioapic_table()
356 ioapic.apicid = 2; in construct_ioapic_table()
357 ioapic.apicver = mpc_default_type > 4 ? 0x10 : 0x01; in construct_ioapic_table()
358 ioapic.flags = MPC_APIC_USABLE; in construct_ioapic_table()
359 ioapic.apicaddr = IO_APIC_DEFAULT_PHYS_BASE; in construct_ioapic_table()
360 MP_ioapic_info(&ioapic); in construct_ioapic_table()
|
| H A D | devicetree.c | 227 tmp.ioapic.pin = fwspec->param[0]; in dt_irqdomain_alloc()
261 for_each_compatible_node(dn, NULL, "intel,ce4100-ioapic") in dtb_ioapic_setup()
|
| H A D | hpet.c | 200 * NOTE that hd_irq[] reflects IOAPIC input pins (LEGACY_8254 in hpet_reserve_platform_timers()
437 * #1 After the timer delivery test in IOAPIC and the IOAPIC setup in hpet_legacy_clockevent_register()
440 * switching to IOAPIC makes it work again. After fixing this, in hpet_legacy_clockevent_register()
450 * again after enabling IOAPIC results in really nasty hackery. in hpet_legacy_clockevent_register()
456 * switching to IOAPIC. Seems to be a feature... in hpet_legacy_clockevent_register()
|
| /linux/arch/x86/platform/ce4100/ |
| H A D | falconfalls.dts | 34 compatible = "intel,ce4100-ioapic";
62 compatible = "intel,ce4100-ioapic";
|
| H A D | ce4100.c | 89 * PCI memmaped driver hangs the IOAPIC in ce4100_serial_fixup()
|
| /linux/arch/x86/pci/ |
| H A D | intel_mid_pci.c | 276 * MRST only have IOAPIC, the PCI irq lines are 1:1 mapped to in intel_mid_pci_irq_enable()
277 * IOAPIC RTE entries, so we just enable RTE for the device. in intel_mid_pci_irq_enable()
|
| H A D | xen.c | 92 name = "ioapic-edge"; in xen_register_pirq()
95 name = "ioapic-level"; in xen_register_pirq()
|
| /linux/drivers/iommu/ |
| H A D | irq_remapping.c | 37 * both IOAPIC RTE as well as interrupt-remapping table entry). in irq_remapping_restore_boot_irq_mode()
|
| /linux/drivers/mfd/ |
| H A D | intel_soc_pmic_mrfld.c | 24 * as a separate RTE in IOAPIC.
|
| /linux/Documentation/virt/ |
| H A D | ne_overview.rst | 61 APIC and IOAPIC - to get interrupts from virtio-vsock device. The virtio-mmio
|