| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | imx27-clock.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/imx27-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale i.MX27 Clock Controller 10 - Fabio Estevam <festevam@gmail.com> 13 The clock consumer should specify the desired clock by having the clock 14 ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx27-clock.h 15 for the full list of i.MX27 clock IDs. 19 const: fsl,imx27-ccm [all …]
|
| /linux/Documentation/devicetree/bindings/usb/ |
| H A D | chipidea,usb2-imx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/chipidea,usb2-imx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Xu Yang <xu.yang_2@nxp.com> 15 - enum: 16 - fsl,imx27-usb 17 - items: 18 - enum: 19 - fsl,imx23-usb [all …]
|
| /linux/Documentation/devicetree/bindings/crypto/ |
| H A D | fsl-imx-sahara.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/crypto/fsl-imx-sahara.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Steffen Trumtrar <s.trumtrar@pengutronix.de> 15 - fsl,imx27-sahara 16 - fsl,imx53-sahara 23 - description: SAHARA Interrupt for Host 0 24 - description: SAHARA Interrupt for Host 1 29 - description: Sahara IPG clock [all …]
|
| /linux/Documentation/devicetree/bindings/dma/ |
| H A D | fsl,imx-dma.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/dma/fsl,imx-dma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Animesh Agarwal <animeshagarwal28@gmail.com> 13 - $ref: dma-controller.yaml# 18 - fsl,imx1-dma 19 - fsl,imx21-dma 20 - fsl,imx27-dma 27 - description: DMA complete interrupt [all …]
|
| /linux/Documentation/devicetree/bindings/pwm/ |
| H A D | imx-pwm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pwm/imx-pwm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Philipp Zabel <p.zabel@pengutronix.de> 13 - $ref: pwm.yaml# 16 "#pwm-cells": 19 PWM_POLARITY_INVERTED. fsl,imx1-pwm does not support this flags. 24 - enum: 25 - fsl,imx1-pwm [all …]
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx51.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include "imx51-pinfunc.h" 7 #include <dt-bindings/clock/imx5-clock.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 17 * pre-existing /chosen node to be available to insert the 42 tzic: tz-interrupt-controller@e0000000 { [all …]
|
| H A D | imx53.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include "imx53-pinfunc.h" 7 #include <dt-bindings/clock/imx5-clock.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 17 * pre-existing /chosen node to be available to insert the 50 #address-cells = <1>; [all …]
|
| H A D | imx50.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 7 #include "imx50-pinfunc.h" 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/clock/imx5-clock.h> 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 47 #address-cells = <1>; 48 #size-cells = <0>; 51 compatible = "arm,cortex-a8"; [all …]
|
| H A D | imx7d.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 7 #include <dt-bindings/reset/imx7-reset.h> 18 clock-frequency = <996000000>; 19 operating-points-v2 = <&cpu0_opp_table>; 20 #cooling-cells = <2>; 21 nvmem-cells = <&fuse_grade>; 22 nvmem-cell-names = "speed_grade"; 26 compatible = "arm,cortex-a7"; 29 clock-frequency = <996000000>; 30 operating-points-v2 = <&cpu0_opp_table>; [all …]
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | fsl-imx-mmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/fsl-imx-mmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Markus Pargmann <mpa@pengutronix.de> 13 - $ref: mmc-controller.yaml 18 - const: fsl,imx21-mmc 19 - const: fsl,imx31-mmc 20 - items: 21 - const: fsl,imx27-mmc [all …]
|
| /linux/Documentation/devicetree/bindings/memory-controllers/fsl/ |
| H A D | fsl,imx-weim.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/fsl/fsl,imx-weim.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Guo <shawnguo@kernel.org> 11 - Sascha Hauer <s.hauer@pengutronix.de> 16 wireless and mobile applications that use low-power technology. The actual 21 pattern: "^memory-controller@[0-9a-f]+$" 25 - enum: 26 - fsl,imx1-weim [all …]
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | imx8-ss-lsio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright 2018-2020 NXP 7 #include <dt-bindings/clock/imx8-lpcg.h> 8 #include <dt-bindings/firmware/imx/rsrc.h> 10 lsio_bus_clk: clock-lsio-bus { 11 compatible = "fixed-clock"; 12 #clock-cells = <0>; 13 clock-frequency = <100000000>; 14 clock-output-names = "lsio_bus_clk"; 18 compatible = "simple-bus"; [all …]
|
| H A D | imx8-ss-lvds0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only and MIT 8 compatible = "simple-bus"; 9 #address-cells = <1>; 10 #size-cells = <1>; 13 qm_lvds0_lis_lpcg: qxp_mipi1_lis_lpcg: clock-controller@56243000 { 14 compatible = "fsl,imx8qxp-lpcg"; 16 #clock-cells = <1>; 17 clock-output-names = "lvds0_lis_lpcg_ipg_clk"; 18 power-domains = <&pd IMX_SC_R_MIPI_1>; 21 qm_lvds0_pwm_lpcg: qxp_mipi1_pwm_lpcg: clock-controller@5624300c { [all …]
|
| H A D | imx8-ss-lvds1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only and MIT 8 compatible = "simple-bus"; 9 interrupt-parent = <&irqsteer_lvds1>; 10 #address-cells = <1>; 11 #size-cells = <1>; 14 irqsteer_lvds1: interrupt-controller@57240000 { 15 compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer"; 18 interrupt-controller; 19 interrupt-parent = <&gic>; 20 #interrupt-cells = <1>; [all …]
|
| H A D | imx8-ss-mipi0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only and MIT 8 compatible = "simple-bus"; 9 interrupt-parent = <&irqsteer_mipi0>; 10 #address-cells = <1>; 11 #size-cells = <1>; 14 irqsteer_mipi0: interrupt-controller@56220000 { 15 compatible = "fsl,imx8qxp-irqsteer", "fsl,imx-irqsteer"; 18 interrupt-controller; 19 interrupt-parent = <&gic>; 20 #interrupt-cells = <1>; [all …]
|
| H A D | imx8-ss-mipi1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only and MIT 8 compatible = "simple-bus"; 9 interrupt-parent = <&irqsteer_mipi1>; 10 #address-cells = <1>; 11 #size-cells = <1>; 14 irqsteer_mipi1: interrupt-controller@57220000 { 15 compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer"; 18 interrupt-controller; 19 interrupt-parent = <&gic>; 20 #interrupt-cells = <1>; [all …]
|
| /linux/Documentation/devicetree/bindings/sound/ |
| H A D | imx-audmux.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/sound/imx-audmux.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Oleksij Rempel <o.rempel@pengutronix.de> 15 - items: 16 - enum: 17 - fsl,imx27-audmux 18 - const: fsl,imx21-audmux 19 - items: [all …]
|
| H A D | fsl,ssi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shengjiu Wang <shengjiu.wang@nxp.com> 13 Notes on fsl,playback-dma and fsl,capture-dma 14 On SOCs that have an SSI, specific DMA channels are hard-wired for playback 18 DMA controller to use, but the channels themselves are hard-wired. The 22 "fsl,playback-dma" and "fsl,capture-dma" must be marked as compatible with 23 "fsl,ssi-dma-channel". The SOC-specific compatible string (e.g. 24 "fsl,mpc8610-dma-channel") can remain. If these nodes are left as [all …]
|
| /linux/Documentation/devicetree/bindings/rtc/ |
| H A D | rtc-mxc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/rtc/rtc-mxc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Real Time Clock of the i.MX SoCs 10 - $ref: rtc.yaml# 13 - Philippe Reynes <tremyfr@gmail.com> 18 - const: fsl,imx1-rtc 19 - const: fsl,imx21-rtc 20 - items: [all …]
|
| /linux/Documentation/devicetree/bindings/media/ |
| H A D | coda.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Chips&Media Coda multi-standard codec IP 10 - Philipp Zabel <p.zabel@pengutronix.de> 12 description: |- 19 - items: 20 - const: fsl,imx27-vpu 21 - const: cnm,codadx6 22 - items: [all …]
|
| /linux/Documentation/devicetree/bindings/nvmem/ |
| H A D | imx-iim.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/nvmem/imx-iim.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Guo <shawnguo@kernel.org> 11 - Sascha Hauer <s.hauer@pengutronix.de> 12 - Fabio Estevam <festevam@gmail.com> 19 - $ref: nvmem.yaml# 24 - fsl,imx25-iim 25 - fsl,imx27-iim [all …]
|
| /linux/Documentation/devicetree/bindings/spi/ |
| H A D | fsl-imx-cspi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/fsl-imx-cspi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Guo <shawnguo@kernel.org> 13 - $ref: /schemas/spi/spi-controller.yaml# 18 - const: fsl,imx1-cspi 19 - const: fsl,imx21-cspi 20 - const: fsl,imx27-cspi 21 - const: fsl,imx31-cspi [all …]
|
| /linux/Documentation/devicetree/bindings/display/imx/ |
| H A D | fsl,imx-lcdc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/imx/fsl,imx-lcdc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sascha Hauer <s.hauer@pengutronix.de> 11 - Pengutronix Kernel Team <kernel@pengutronix.de> 16 - enum: 17 - fsl,imx1-fb 18 - fsl,imx21-fb 19 - items: [all …]
|
| /linux/Documentation/devicetree/bindings/serial/ |
| H A D | fsl-imx-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/fsl-imx-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Fabio Estevam <festevam@gmail.com> 15 - const: fsl,imx1-uart 16 - const: fsl,imx21-uart 17 - items: 18 - enum: 19 - fsl,imx25-uart [all …]
|
| /linux/Documentation/devicetree/bindings/watchdog/ |
| H A D | fsl-imx-wdt.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/watchdog/fsl-imx-wdt.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shawn Guo <shawnguo@kernel.org> 11 - Sascha Hauer <s.hauer@pengutronix.de> 12 - Fabio Estevam <festevam@gmail.com> 17 - const: fsl,imx21-wdt 18 - items: 19 - enum: [all …]
|