Home
last modified time | relevance | path

Searched full:ice (Results 1 – 25 of 129) sorted by relevance

123456

/linux/drivers/soc/qcom/
H A Dice.c3 * Qualcomm ICE (Inline Crypto Engine) support.
22 #include <soc/qcom/ice.h>
38 /* QCOM ICE registers */
70 /* QCOM ICE HWKM (Hardware Key Manager) registers */
76 /* In HWKM v1 the ICE legacy mode is controlled from HWKM register space */
116 static bool qcom_ice_check_supported(struct qcom_ice *ice) in qcom_ice_check_supported() argument
118 u32 regval = qcom_ice_readl(ice, QCOM_ICE_REG_VERSION); in qcom_ice_check_supported()
119 struct device *dev = ice->dev; in qcom_ice_check_supported()
124 /* For now this driver only supports ICE version 3 and 4. */ in qcom_ice_check_supported()
126 dev_warn(dev, "Unsupported ICE version: v%d.%d.%d\n", in qcom_ice_check_supported()
[all …]
/linux/sound/pci/ice1712/
H A Drevo.c27 static void revo_i2s_mclk_changed(struct snd_ice1712 *ice) in revo_i2s_mclk_changed() argument
30 outb(inb(ICEMT1724(ice, AC97_CMD)) | 0x80, ICEMT1724(ice, AC97_CMD)); in revo_i2s_mclk_changed()
33 outb(inb(ICEMT1724(ice, AC97_CMD)) & ~0x80, ICEMT1724(ice, AC97_CMD)); in revo_i2s_mclk_changed()
83 struct snd_ice1712 *ice = bus->private_data; in revo_i2c_start() local
84 snd_ice1712_save_gpio_status(ice); in revo_i2c_start()
89 struct snd_ice1712 *ice = bus->private_data; in revo_i2c_stop() local
90 snd_ice1712_restore_gpio_status(ice); in revo_i2c_stop()
95 struct snd_ice1712 *ice = bus->private_data; in revo_i2c_direction() local
104 ice->gpio.direction &= ~mask; in revo_i2c_direction()
105 ice->gpio.direction |= val; in revo_i2c_direction()
[all …]
H A Djuli.c166 static void juli_spdif_in_open(struct snd_ice1712 *ice, in juli_spdif_in_open() argument
169 struct juli_spec *spec = ice->spec; in juli_spdif_in_open()
174 !ice->is_spdif_master(ice)) in juli_spdif_in_open()
198 struct snd_ice1712 *ice = ak->private_data[0]; in juli_akm_write() local
202 snd_vt1724_write_i2c(ice, AK4358_ADDR, addr, data); in juli_akm_write()
212 struct snd_ice1712 *ice = ak->private_data[0]; in juli_akm_set_rate_val() local
213 struct juli_spec *spec = ice->spec; in juli_akm_set_rate_val()
231 old_gpio = ice->gpio.get_data(ice); in juli_akm_set_rate_val()
233 /* dev_dbg(ice->card->dev, "JULI - ak5385 set_rate_val: new gpio 0x%x\n", in juli_akm_set_rate_val()
235 ice->gpio.set_data(ice, new_gpio); in juli_akm_set_rate_val()
[all …]
H A Dse.c102 static void se200pci_WM8740_init(struct snd_ice1712 *ice) in se200pci_WM8740_init() argument
108 static void se200pci_WM8740_set_pro_rate(struct snd_ice1712 *ice, in se200pci_WM8740_set_pro_rate() argument
119 static void se200pci_WM8766_write(struct snd_ice1712 *ice, in se200pci_WM8766_write() argument
130 snd_ice1712_save_gpio_status(ice); in se200pci_WM8766_write()
133 snd_ice1712_gpio_set_dir(ice, ice->gpio.direction | ALL_MASK); in se200pci_WM8766_write()
134 snd_ice1712_gpio_set_mask(ice, ice->gpio.write_mask & ~ALL_MASK); in se200pci_WM8766_write()
135 bits = snd_ice1712_gpio_read(ice) & ~ALL_MASK; in se200pci_WM8766_write()
137 snd_ice1712_gpio_write(ice, bits); in se200pci_WM8766_write()
147 snd_ice1712_gpio_write(ice, bits); in se200pci_WM8766_write()
151 snd_ice1712_gpio_write(ice, bits); in se200pci_WM8766_write()
[all …]
H A Dpsc724.c25 struct snd_ice1712 *ice; member
107 struct snd_ice1712 *ice = spec->ice; in psc724_wm8766_write() local
111 snd_ice1712_save_gpio_status(ice); in psc724_wm8766_write()
114 snd_ice1712_gpio_set_dir(ice, ice->gpio.direction | PSC724_SPI_MASK); in psc724_wm8766_write()
115 snd_ice1712_gpio_set_mask(ice, ice->gpio.write_mask & ~PSC724_SPI_MASK); in psc724_wm8766_write()
116 bits = snd_ice1712_gpio_read(ice) & ~PSC724_SPI_MASK; in psc724_wm8766_write()
117 snd_ice1712_gpio_write(ice, bits); in psc724_wm8766_write()
128 snd_ice1712_gpio_write(ice, bits); in psc724_wm8766_write()
132 snd_ice1712_gpio_write(ice, bits); in psc724_wm8766_write()
137 snd_ice1712_gpio_write(ice, bits); in psc724_wm8766_write()
[all …]
H A Dice1712.h27 #define ICEREG(ice, x) ((ice)->port + ICE1712_REG_##x) argument
104 #define ICEDS(ice, x) ((ice)->dmapath_port + ICE1712_DS_##x) argument
135 #define ICEMT(ice, x) ((ice)->profi_port + ICE1712_MT_##x) argument
248 #define ice_has_con_ac97(ice) (!((ice)->eeprom.data[ICE_EEP1_CODEC] & ICE1712_CFG_NO_CON_AC97)) argument
354 void (*set_mask)(struct snd_ice1712 *ice, unsigned int data);
355 unsigned int (*get_mask)(struct snd_ice1712 *ice);
356 void (*set_dir)(struct snd_ice1712 *ice, unsigned int data);
357 unsigned int (*get_dir)(struct snd_ice1712 *ice);
358 void (*set_data)(struct snd_ice1712 *ice, unsigned int data);
359 unsigned int (*get_data)(struct snd_ice1712 *ice);
[all …]
H A Dak4xxx.c26 struct snd_ice1712 *ice = ak->private_data[0]; in snd_ice1712_akm4xxx_lock() local
28 snd_ice1712_save_gpio_status(ice); in snd_ice1712_akm4xxx_lock()
33 struct snd_ice1712 *ice = ak->private_data[0]; in snd_ice1712_akm4xxx_unlock() local
35 snd_ice1712_restore_gpio_status(ice); in snd_ice1712_akm4xxx_unlock()
48 struct snd_ice1712 *ice = ak->private_data[0]; in snd_ice1712_akm4xxx_write() local
53 tmp = snd_ice1712_gpio_read(ice); in snd_ice1712_akm4xxx_write()
61 snd_ice1712_gpio_write(ice, tmp); in snd_ice1712_akm4xxx_write()
68 snd_ice1712_gpio_write(ice, tmp); in snd_ice1712_akm4xxx_write()
78 snd_ice1712_gpio_write(ice, tmp); in snd_ice1712_akm4xxx_write()
85 snd_ice1712_gpio_write(ice, tmp); in snd_ice1712_akm4xxx_write()
[all …]
H A Damp.c19 static void wm_put(struct snd_ice1712 *ice, int reg, unsigned short val) in wm_put() argument
23 snd_vt1724_write_i2c(ice, WM_DEV, cval >> 8, cval & 0xff); in wm_put()
26 static int snd_vt1724_amp_init(struct snd_ice1712 *ice) in snd_vt1724_amp_init() argument
40 ice->num_total_dacs = 6; in snd_vt1724_amp_init()
41 ice->num_total_adcs = 2; in snd_vt1724_amp_init()
46 if (ice->eeprom.subvendor == VT1724_SUBDEVICE_AV710) { in snd_vt1724_amp_init()
48 wm_put(ice, wm_inits[i], wm_inits[i+1]); in snd_vt1724_amp_init()
54 static int snd_vt1724_amp_add_controls(struct snd_ice1712 *ice) in snd_vt1724_amp_add_controls() argument
56 if (ice->ac97) in snd_vt1724_amp_add_controls()
59 snd_ac97_write_cache(ice->ac97, 0x5a, in snd_vt1724_amp_add_controls()
[all …]
H A Dvt1720_mobo.c20 static int k8x800_init(struct snd_ice1712 *ice) in k8x800_init() argument
22 ice->vt1720 = 1; in k8x800_init()
25 ice->num_total_dacs = 6; in k8x800_init()
26 ice->num_total_adcs = 2; in k8x800_init()
34 static int k8x800_add_controls(struct snd_ice1712 *ice) in k8x800_add_controls() argument
H A Denvy24ht.h39 #define ICEREG1724(ice, x) ((ice)->port + VT1724_REG_##x) argument
117 #define ICEMT1724(ice, x) ((ice)->profi_port + VT1724_MT_##x) argument
203 unsigned char snd_vt1724_read_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr);
204 void snd_vt1724_write_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr, unsigned …
/linux/include/soc/qcom/
H A Dice.h14 int qcom_ice_enable(struct qcom_ice *ice);
15 int qcom_ice_resume(struct qcom_ice *ice);
16 int qcom_ice_suspend(struct qcom_ice *ice);
17 int qcom_ice_program_key(struct qcom_ice *ice, unsigned int slot,
19 int qcom_ice_evict_key(struct qcom_ice *ice, int slot);
20 enum blk_crypto_key_type qcom_ice_get_supported_key_type(struct qcom_ice *ice);
21 int qcom_ice_derive_sw_secret(struct qcom_ice *ice,
24 int qcom_ice_generate_key(struct qcom_ice *ice,
26 int qcom_ice_prepare_key(struct qcom_ice *ice,
29 int qcom_ice_import_key(struct qcom_ice *ice,
/linux/Documentation/networking/devlink/
H A Dice.rst4 ice devlink support
7 This document describes the devlink features implemented by the ``ice``
27 - The ice hardware uses hierarchical scheduling for Tx with a fixed
111 The ``ice`` driver reports the following versions
167 - ICE OS Default Package
203 The ``ice`` driver implements support for flash update using the
226 The ice hardware does not support overwriting only identifiers while
234 The ``ice`` driver supports activating new firmware after a flash update
252 The ``ice`` driver supports port splitting only for port 0, as the FW has
268 ice 0000:16:00.0: Available port split options and max port speeds (Gbps):
[all …]
/linux/Documentation/networking/device_drivers/ethernet/intel/
H A Dice.rst7 Intel ice Linux driver.
156 ``intel/ice/ddp/ice.pkg`` in your firmware root (typically ``/lib/firmware/``
161 ice.pkg is missing, you can find it in the linux-firmware repository or from
177 - The ice.pkg file is a symbolic link to the default DDP package file.
190 2. Rename the file ice-xxxxxxxxxxxxxxxx.pkg, where 'xxxxxxxxxxxxxxxx' is the
195 ice-b887a3ffffca0568.pkg.
210 ``/lib/firmware/updates/intel/ice/ddp/``. If the directory does not yet
218 of the default DDP package file (ice.pkg).
342 The ice driver does not support matching on a subportion of a field, thus
520 The maximum number of VFs for the ice driver is 256 total (all ports). To check
[all …]
/linux/drivers/net/ethernet/intel/
H A DKconfig291 config ICE config
315 <file:Documentation/networking/device_drivers/ethernet/intel/ice.rst>.
318 will be called ice.
323 depends on ICE && HWMON && !(ICE=y && HWMON=m)
334 depends on ICE && NET_SWITCHDEV
348 depends on ICE && X86 && PCIE_PTM
/linux/Documentation/devicetree/bindings/ufs/
H A Dqcom,ufs.yaml45 qcom,ice:
56 - const: ice
157 - qcom,ice
193 reg-names = "std", "ice";
H A Dqcom,sm8650-ufshc.yaml59 qcom,ice:
128 qcom,ice = <&ice>;
/linux/drivers/net/ethernet/intel/ice/
H A Dice_dpll.h7 #include "ice.h"
12 * enum ice_dpll_pin_sw - enumerate ice software pin indices:
26 * @idx: ice pin private idx
H A Dice_ddp.c5 #include "ice.h"
118 * @buf: pointer to the ice buffer
143 * @ice_seg: pointer to the ice segment
145 * Returns the address of the buffer table within the ice segment.
158 * @ice_seg: pointer to the ice segment (or NULL on subsequent calls)
161 * This function will enumerate all the buffers in the ice segment. The first
189 * @ice_seg: pointer to the ice segment (or NULL on subsequent calls)
192 * This helper function will advance the section within the ice segment,
216 * @ice_seg: pointer to the ice segment (or NULL on subsequent calls)
221 * ice segment. The first call is made with the ice_seg parameter non-NULL;
[all …]
H A Dice_hwmon.c4 #include "ice.h"
110 hdev = hwmon_device_register_with_info(dev, "ice", pf, &ice_chip_info, in ice_hwmon_init()
H A Dice_ddp.h122 /* ice specific segment */
217 /* ice package section IDs */
296 /* Label ICE runtime configuration section IDs */
/linux/drivers/ufs/host/
H A Dufs-qcom.c22 #include <soc/qcom/ice.h>
139 * ufs_qcom_config_ice_allocator() - ICE core allocator configuration
162 qcom_ice_enable(host->ice); in ufs_qcom_ice_enable()
172 struct qcom_ice *ice; in ufs_qcom_ice_init() local
178 ice = devm_of_qcom_ice_get(dev); in ufs_qcom_ice_init()
179 if (ice == ERR_PTR(-EOPNOTSUPP)) { in ufs_qcom_ice_init()
181 ice = NULL; in ufs_qcom_ice_init()
184 if (IS_ERR_OR_NULL(ice)) in ufs_qcom_ice_init()
185 return PTR_ERR_OR_ZERO(ice); in ufs_qcom_ice_init()
187 host->ice = ice; in ufs_qcom_ice_init()
[all …]
/linux/tools/perf/Documentation/
H A Dtopdown.txt24 New Topdown features in Intel Ice Lake
27 With Ice Lake CPUs the TopDown metrics are directly available as
31 Using TopDown through RDPMC in applications on Intel Ice Lake
38 On Ice Lake, there is a new fixed counter 3: SLOTS, which reports
293 Limits on Intel Ice Lake
/linux/drivers/thunderbolt/
H A Dnhi_ops.c16 /* Ice Lake specific NHI operations */
40 * The Thunderbolt host controller is present always in Ice Lake in icl_nhi_force_power()
/linux/drivers/hwtracing/intel_th/
H A Dpci.c208 /* Ice Lake PCH */
228 /* Ice Lake NNPI */
233 /* Ice Lake CPU */
/linux/arch/arm/boot/dts/ti/keystone/
H A DMakefile7 keystone-k2g-ice.dtb

123456