Home
last modified time | relevance | path

Searched +full:hw +full:- +full:channels (Results 1 – 25 of 284) sorted by relevance

12345678910>>...12

/freebsd/share/man/man4/
H A Dpcm.42 .\" Copyright (c) 2009-2011 Joel Dahl <joel@FreeBSD.org>
39 .Bd -ragged -offset indent
60 driver are: multichannel audio, per-application
61 volume control, dynamic mixing through virtual sound channels, true full
74 .Bl -bullet -compact
118 .Xr snd_uaudio 4 (auto-loaded on device plug)
145 .Bl -tag -widt
[all...]
H A Dsnd_uaudio.439 .Bd -ragged -offset indent
48 .Bd -literal -offset indent
61 user-supplied values specified through the
65 "Best" means the configuration with the most channels and highest quality in
79 For a change to take effect during runtime, the device has to be re-attached.
80 .Bl -tag -width indent
81 .It Va hw
[all...]
H A Dsfxge.41 .\" Copyright (c) 2011-2016 Solarflare Communications Inc.
39 .Bd -ragged -offset indent
46 .Bd -literal -offset indent
57 and Receive Side Scaling (RSS) using MSI-X interrupts.
88 .Bl -tag -width indent
89 .It Va hw.sfxge.rx_ring
92 .It Va hw.sfxge.tx_ring
95 .It Va hw.sfxge.tx_dpl_get_max
97 .Dq get-list
98 for queued transmit packets (TCP and non-TCP), used only if the transmit
[all …]
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dqcom_hidma_mgmt.txt7 Each HIDMA HW instance consists of multiple DMA channels. These channels
9 among channels based on the priority and weight assignments.
18 - compatible: "qcom,hidma-mgmt-1.0";
19 - reg: Address range for DMA device
20 - dma-channels: Number of channels supported by this DMA controller.
21 - max-write-burst-bytes: Maximum write burst in bytes that HIDMA can
26 - max-read-burst-bytes: Maximum read burst in bytes that HIDMA can
31 - max-write-transactions: This value is how many times a write burst is
34 - max-read-transactions: This value is how many times a read burst is
36 - channel-reset-timeout-cycles: Channel reset timeout in cycles for this SOC.
[all …]
H A Dst,stm32-mdma.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dma/st,stm32-mdma.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 The STM32 MDMA is a general-purpose direct memory access controller capable of
11 supporting 64 independent DMA channels with 256 HW requests.
13 described in the dma.txt file, using a five-cell specifier for each channel:
22 -bit 0-1: Source increment mode
26 -bit 2-3: Destination increment mode
30 -bit 8-9: Source increment offset size
[all …]
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dspi-sprd-adi.txt3 ADI is the abbreviation of Anolog-Digital interface, which is used to access
8 ADI controller has 50 channels including 2 software read/write channels and
9 48 hardware channels to access analog chip. For 2 software read/write channels,
10 users should set ADI registers to access analog chip. For hardware channels,
14 triggered by hardware components instead of ADI software channels.
16 Thus we introduce one property named "sprd,hw-channels" to configure hardware
17 channels, the first value specifies the hardware channel id which is used to
21 Since we have multi-subsystems will use unique ADI to access analog chip, when
22 one system is reading/writing data by ADI software channels, that should be under
24 data by ADI software channels at the same time, or two parallel routine of setting
[all …]
H A Dsprd,spi-adi.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/sprd,spi-adi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Orson Zhai <orsonzhai@gmail.com>
11 - Baolin Wang <baolin.wang7@gmail.com>
12 - Chunyan Zhang <zhang.lyra@gmail.com>
15 ADI is the abbreviation of Anolog-Digital interface, which is used to access
20 ADI controller has 50 channels including 2 software read/write channels and
21 48 hardware channels to access analog chip. For 2 software read/write channels,
[all …]
/freebsd/contrib/wpa/src/ap/
H A Dhw_features.c3 * Copyright 2002-2003, Instant802 Networks, Inc.
4 * Copyright 2005-2006, Devicescape Software, Inc.
5 * Copyright (c) 2008-2012, Jouni Malinen <j@w1.fi>
37 os_free(hw_features[i].channels); in hostapd_free_hw_features()
51 switch (chan->flag & HOSTAPD_CHAN_DFS_MASK) { in dfs_info()
68 info[sizeof(info) - 1] = '\0'; in dfs_info()
77 struct hostapd_data *hapd = iface->bss[0]; in hostapd_get_hw_features()
87 return -1; in hostapd_get_hw_features()
95 return -1; in hostapd_get_hw_features()
98 iface->hw_flags = flags; in hostapd_get_hw_features()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/thermal/
H A Dqcom-spmi-adc-tm5.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/thermal/qcom-spmi-ad
[all...]
H A Dqcom-spmi-adc-tm-hc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/thermal/qcom-spmi-ad
[all...]
/freebsd/sys/compat/linuxkpi/common/src/
H A Dlinux_80211.c1 /*-
2 * Copyright (c) 2020-2024 The FreeBSD Foundation
3 * Copyright (c) 2020-2024 Bjoern A. Zeeb
37 * for these (e.g., struct hw -> struct lkpi_hw, struct sta -> struct lkpi_sta).
39 * We call the internal versions lxxx (e.g., hw -> lhw, sta -> lsta).
82 /* XXX-BZ really want this and others in queue.h */
84 (elm)->field.tqe_next = NULL; \
85 (elm)->field.tqe_prev = NULL; \
88 /* -------------------------------------------------------------------------- */
102 printf("XXX-TODO %s:%d: UNIMPLEMENTED\n", __func__, __LINE__)
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dqcom,spmi-vadc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/qcom,spmi-vadc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - And
[all...]
H A Dqcom,spmi-vadc.txt3 - SPMI PMIC voltage ADC (VADC) provides interface to clients to read
4 voltage. The VADC is a 15-bit sigma-delta ADC.
5 - SPMI PMIC5 voltage ADC (ADC) provides interface to clients to read
6 voltage. The VADC is a 16-bit sigma-delta ADC.
10 - compatible:
13 Definition: Should contain "qcom,spmi-vadc".
14 Should contain "qcom,spmi-adc5" for PMIC5 ADC driver.
15 Should contain "qcom,spmi-adc-rev2" for PMIC rev2 ADC driver.
16 Should contain "qcom,pms405-adc" for PMS405 PMIC
18 - reg:
[all …]
/freebsd/sys/contrib/dev/iwlwifi/mvm/
H A Dnvm.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2019, 2021-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-201
223 const __be16 *hw; iwl_parse_nvm_sections() local
[all...]
H A Dscan.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
13 #include "iwl-i
87 struct ieee80211_channel **channels; global() member
677 iwl_mvm_lmac_scan_cfg_channels(struct iwl_mvm * mvm,struct ieee80211_channel ** channels,int n_channels,u32 ssid_bitmap,struct iwl_scan_req_lmac * cmd) iwl_mvm_lmac_scan_cfg_channels() argument
1058 iwl_mvm_fill_channels(struct iwl_mvm * mvm,u8 * channels,u32 max_channels) iwl_mvm_fill_channels() argument
1581 iwl_mvm_umac_scan_cfg_channels(struct iwl_mvm * mvm,struct ieee80211_channel ** channels,int n_channels,u32 flags,struct iwl_scan_channel_cfg_umac * channel_cfg) iwl_mvm_umac_scan_cfg_channels() argument
1606 iwl_mvm_umac_scan_cfg_channels_v4(struct iwl_mvm * mvm,struct ieee80211_channel ** channels,struct iwl_scan_channel_params_v4 * cp,int n_channels,u32 flags,enum nl80211_iftype vif_type) iwl_mvm_umac_scan_cfg_channels_v4() argument
1635 iwl_mvm_umac_scan_cfg_channels_v7(struct iwl_mvm * mvm,struct ieee80211_channel ** channels,struct iwl_scan_channel_params_v7 * cp,int n_channels,u32 flags,enum nl80211_iftype vif_type,u32 version) iwl_mvm_umac_scan_cfg_channels_v7() argument
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm6125-sony-xperia-seine-pdx201.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/gpio-keys.h>
12 #include <dt-bindings/pinctrl/qcom,pmic-gpi
[all...]
H A Dsm8250-mtp.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
9 #include <dt-bindings/sound/qcom,q6afe.h>
10 #include <dt-bindings/sound/qcom,q6asm.h>
11 #include <dt-binding
[all...]
H A Dsm6125-xiaomi-laurel-sprout.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/input/gpio-keys.h>
11 #include <dt-binding
[all...]
H A Dsc8280xp-lenovo-thinkpad-x13s.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/iio/qcom,spmi-adc7-pm8350.h>
11 #include <dt-binding
[all...]
H A Dsdm845-mtp.dts1 // SPDX-License-Identifier: GPL-2.0
8 /dts-v1/;
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
17 compatible = "qcom,sdm845-mtp", "qcom,sdm845";
18 chassis-type = "handset";
25 stdout-path = "serial0:115200n8";
28 vph_pwr: vph-pw
[all...]
/freebsd/contrib/opencsd/decoder/include/opencsd/stm/
H A Dtrc_cmp_cfg_stm.h53 * with values of 256 masters, 65536 channels, HW event trace not present / disabled.
63 STMConfig(); //!< Constructor - creates a default configuration
67 // operations to convert to and from C-API structure
77 void setHWTraceFeat(const hw_event_feat_t hw_feat); //!< set usage of STM HW event trace.
82 const uint16_t getHWTraceMasterIdx() const; //!< Get the master used for HW event trace.
83 bool getHWTraceEn() const; //!< return true if HW trace is present and enabled.
94 m_cfg.reg_feat3r = 0x10000; // default to 65536 channels. in STMConfig()
110 setHWTraceFeat(p_cfg->hw_event);
141 return (uint16_t)(m_cfg.reg_feat3r - 1); in getMaxChannelIdx()
/freebsd/sys/contrib/dev/athk/ath12k/
H A Dmac.c1 // SPDX-License-Identifier: BSD-3-Clause-Clear
3 * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
4 * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
13 #include "hw.h"
233 #define ath12k_a_rates_size (ARRAY_SIZE(ath12k_legacy_rates) - 4)
244 static int ath12k_start_vdev_delay(struct ieee80211_hw *hw,
259 return "11na-ht20"; in ath12k_mac_phymode_str()
261 return "11ng-ht20"; in ath12k_mac_phymode_str()
263 return "11na-ht40"; in ath12k_mac_phymode_str()
265 return "11ng-ht40"; in ath12k_mac_phymode_str()
[all …]
/freebsd/sys/contrib/dev/rtw88/
H A Dwow.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
2 /* Copyright(c) 2018-2019 Realtek Corporation
17 .pattern_idx = -1, in rtw_wow_show_wakeup_reason()
57 ieee80211_report_wowlan_wakeup(rtwdev->wow.wow_vif, NULL, in rtw_wow_show_wakeup_reason()
61 ieee80211_report_wowlan_wakeup(rtwdev->wow.wow_vif, &wakeup, in rtw_wow_show_wakeup_reason()
85 wdata = rtw_pattern->mask[i * 4]; in rtw_wow_pattern_write_cam_ent()
86 wdata |= rtw_pattern->mask[i * 4 + 1] << 8; in rtw_wow_pattern_write_cam_ent()
87 wdata |= rtw_pattern->mask[i * 4 + 2] << 16; in rtw_wow_pattern_write_cam_ent()
88 wdata |= rtw_pattern->mask[i * 4 + 3] << 24; in rtw_wow_pattern_write_cam_ent()
92 wdata = rtw_pattern->crc; in rtw_wow_pattern_write_cam_ent()
[all …]
/freebsd/contrib/wpa/src/common/
H A Dhw_features_common.c2 * Common hostapd/wpa_supplicant HW features
3 * Copyright (c) 2002-2013, Jouni Malinen <j@w1.fi>
30 for (i = 0; i < mode->num_channels; i++) { in hw_get_channel_chan()
31 struct hostapd_channel_data *ch = &mode->channels[i]; in hw_get_channel_chan()
32 if (ch->chan == chan) { in hw_get_channel_chan()
34 *freq = ch->freq; in hw_get_channel_chan()
48 for (i = 0; i < mode->num_channels; i++) { in hw_mode_get_channel()
49 struct hostapd_channel_data *ch = &mode->channels[i]; in hw_mode_get_channel()
51 if (ch->freq == freq) { in hw_mode_get_channel()
53 *chan = ch->chan; in hw_mode_get_channel()
[all …]
/freebsd/sys/dev/sound/
H A Dunit.c

12345678910>>...12