Home
last modified time | relevance | path

Searched full:hclk (Results 1 – 25 of 170) sorted by relevance

1234567

/linux/drivers/clk/
H A Dclk-stm32h7.c73 "hclk", "pll1_q", "pll2_r", "per_ck" };
76 "hclk", "pll1_q", "pll2_r", "per_ck" };
517 hws[HCLK] = clk_hw_register_divider_table(NULL, "hclk", "d1cpre", in register_core_and_bus_clocks()
527 hws[PCLK3] = clk_hw_register_divider_table(NULL, "pclk3", "hclk", 0, in register_core_and_bus_clocks()
533 hws[PCLK1] = clk_hw_register_divider_table(NULL, "pclk1", "hclk", 0, in register_core_and_bus_clocks()
542 hws[PCLK2] = clk_hw_register_divider_table(NULL, "pclk2", "hclk", 0, in register_core_and_bus_clocks()
551 hws[PCLK4] = clk_hw_register_divider_table(NULL, "pclk4", "hclk", 0, in register_core_and_bus_clocks()
998 PER_CLK(RCC_AHB3ENR, 31, "d1sram1", "hclk"),
999 PER_CLK(RCC_AHB3ENR, 30, "itcm", "hclk"),
1000 PER_CLK(RCC_AHB3ENR, 29, "dtcm2", "hclk"),
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Dmtk-sd.yaml204 - description: HCLK which used for host
210 - const: hclk
224 - description: HCLK which used for host
231 - const: hclk
265 - description: HCLK which used for host
273 - const: hclk
289 - description: HCLK which used for host
295 - const: hclk
312 - description: HCLK which used for host
318 - const: hclk
[all …]
/linux/drivers/clk/imx/
H A Dclk-imx1.c22 static const char *clko_sel_clks[] = { "per1", "hclk", "clk48m", "clk16m",
52 clk[IMX1_CLK_HCLK] = imx_clk_divider("hclk", "spll_gate", CCM_CSCR, 10, 4); in mx1_clocks_init_dt()
58 clk[IMX1_CLK_UART3_GATE] = imx_clk_gate("uart3_gate", "hclk", SCM_GCCR, 6); in mx1_clocks_init_dt()
59 clk[IMX1_CLK_SSI2_GATE] = imx_clk_gate("ssi2_gate", "hclk", SCM_GCCR, 5); in mx1_clocks_init_dt()
60 clk[IMX1_CLK_BROM_GATE] = imx_clk_gate("brom_gate", "hclk", SCM_GCCR, 4); in mx1_clocks_init_dt()
61 clk[IMX1_CLK_DMA_GATE] = imx_clk_gate("dma_gate", "hclk", SCM_GCCR, 3); in mx1_clocks_init_dt()
62 clk[IMX1_CLK_CSI_GATE] = imx_clk_gate("csi_gate", "hclk", SCM_GCCR, 2); in mx1_clocks_init_dt()
63 clk[IMX1_CLK_MMA_GATE] = imx_clk_gate("mma_gate", "hclk", SCM_GCCR, 1); in mx1_clocks_init_dt()
/linux/drivers/net/ethernet/cadence/
H A Dmacb_pci.c68 plat_data.hclk = clk_register_fixed_rate(&pdev->dev, "hclk", NULL, 0, in macb_probe()
70 if (IS_ERR(plat_data.hclk)) { in macb_probe()
71 err = PTR_ERR(plat_data.hclk); in macb_probe()
99 clk_unregister(plat_data.hclk); in macb_probe()
114 clk_unregister(plat_data->hclk); in macb_remove()
/linux/drivers/char/hw_random/
H A Djh7110-trng.c98 struct clk *hclk; member
241 clk_disable_unprepare(trng->hclk); in starfive_trng_cleanup()
306 trng->hclk = devm_clk_get(&pdev->dev, "hclk"); in starfive_trng_probe()
307 if (IS_ERR(trng->hclk)) in starfive_trng_probe()
308 return dev_err_probe(&pdev->dev, PTR_ERR(trng->hclk), in starfive_trng_probe()
321 clk_prepare_enable(trng->hclk); in starfive_trng_probe()
344 clk_disable_unprepare(trng->hclk); in starfive_trng_probe()
356 clk_disable_unprepare(trng->hclk); in starfive_trng_suspend()
366 clk_prepare_enable(trng->hclk); in starfive_trng_resume()
/linux/arch/arm/boot/dts/st/
H A Dste-nomadik-stn8815.dtsi226 /* HCLK divides the PLL1 with 1,2,3 or 4 */
227 hclk: hclk@0 { label
229 compatible = "st,nomadik-hclk-clock";
232 /* The PCLK domain uses HCLK right off */
238 clocks = <&hclk>;
302 clocks = <&hclk>;
308 clocks = <&hclk>;
314 clocks = <&hclk>;
320 clocks = <&hclk>;
326 clocks = <&hclk>;
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Datmel-usb.txt13 "hclk" for the host clock
25 clock-names = "ohci_clk", "hclk", "uhpck";
67 "hclk" for the AHB clock
78 clock-names = "pclk", "hclk";
98 "hclk" for the host clock
123 clock-names = "hclk", "pclk";
/linux/arch/arm/mach-mv78xx0/
H A Dcommon.c47 int hclk; in get_hclk() local
50 * HCLK tick rate is configured by DEV_D[7:5] pins. in get_hclk()
54 hclk = 166666667; in get_hclk()
57 hclk = 200000000; in get_hclk()
60 hclk = 266666667; in get_hclk()
63 hclk = 333333333; in get_hclk()
66 hclk = 400000000; in get_hclk()
69 panic("unknown HCLK PLL setting: %.8x\n", in get_hclk()
73 return hclk; in get_hclk()
76 static void get_pclk_l2clk(int hclk, int core_index, int *pclk, int *l2clk) in get_pclk_l2clk() argument
[all …]
/linux/drivers/clk/samsung/
H A Dclk-s5pv210-audss.c75 struct clk *hclk, *pll_ref, *pll_in, *cdclk, *sclk_audio; in s5pv210_audss_clk_probe() local
91 hclk = devm_clk_get(&pdev->dev, "hclk"); in s5pv210_audss_clk_probe()
92 if (IS_ERR(hclk)) { in s5pv210_audss_clk_probe()
93 dev_err(&pdev->dev, "failed to get hclk clock\n"); in s5pv210_audss_clk_probe()
94 return PTR_ERR(hclk); in s5pv210_audss_clk_probe()
145 hclk_p = __clk_get_name(hclk); in s5pv210_audss_clk_probe()
/linux/Documentation/devicetree/bindings/clock/
H A Dst,nomadik.txt34 HCLK nodes: these represent the clock gates on individual
35 lines from the HCLK clock tree and the gate for individual
38 Requires properties for the HCLK nodes:
39 - compatible: must be "st,nomadik-hclk-clock"
H A Dsamsung,s5pv210-audss-clock.yaml43 - const: hclk
75 clock-names = "hclk", "xxti", "fout_epll", "sclk_audio0";
/linux/Documentation/devicetree/bindings/mtd/
H A Dfsmc-nand.txt19 byte 2 THIZ : number of HCLK clock cycles during which the data bus is
23 byte 3 THOLD : number of HCLK clock cycles to hold the address (and data
26 byte 4 TWAIT : number of HCLK clock cycles to assert the command to the
29 byte 5 TSET : number of HCLK clock cycles to assert the address before the
H A Drenesas-nandc.yaml36 - const: hclk
62 clock-names = "hclk", "eclk";
/linux/arch/arm/mach-lpc32xx/
H A Dpm.c21 * The ARM CPU clock (HCLK_PLL), HCLK bus clock, and PCLK bus clocks are
22 * derived from the HCLK PLL. The HCLK and PCLK bus rates are divided from
26 * The ARM CPU clock, HCLK bus clock, and PCLK bus clocks are driven from
57 * HCLK PLL state is restored
H A Dsuspend.S89 @ Save HCLK PLL state and disable HCLK PLL
105 @ Restore original HCLK PLL value and wait for PLL lock
/linux/sound/soc/rockchip/
H A Drockchip_pdm.c33 struct clk *hclk; member
415 clk_disable_unprepare(pdm->hclk); in rockchip_pdm_runtime_suspend()
431 ret = clk_prepare_enable(pdm->hclk); in rockchip_pdm_runtime_resume()
610 pdm->hclk = devm_clk_get(&pdev->dev, "pdm_hclk"); in rockchip_pdm_probe()
611 if (IS_ERR(pdm->hclk)) in rockchip_pdm_probe()
612 return PTR_ERR(pdm->hclk); in rockchip_pdm_probe()
614 ret = clk_prepare_enable(pdm->hclk); in rockchip_pdm_probe()
654 clk_disable_unprepare(pdm->hclk); in rockchip_pdm_probe()
668 clk_disable_unprepare(pdm->hclk); in rockchip_pdm_remove()
H A Drockchip_i2s_tdm.c51 struct clk *hclk; member
133 clk_disable_unprepare(i2s_tdm->hclk); in i2s_tdm_runtime_suspend()
143 ret = clk_prepare_enable(i2s_tdm->hclk); in i2s_tdm_runtime_resume()
163 clk_disable_unprepare(i2s_tdm->hclk); in i2s_tdm_runtime_resume()
1282 i2s_tdm->hclk = devm_clk_get(&pdev->dev, "hclk"); in rockchip_i2s_tdm_probe()
1283 if (IS_ERR(i2s_tdm->hclk)) { in rockchip_i2s_tdm_probe()
1284 return dev_err_probe(i2s_tdm->dev, PTR_ERR(i2s_tdm->hclk), in rockchip_i2s_tdm_probe()
1285 "Failed to get clock hclk\n"); in rockchip_i2s_tdm_probe()
1342 ret = clk_prepare_enable(i2s_tdm->hclk); in rockchip_i2s_tdm_probe()
1345 "Failed to enable clock hclk\n"); in rockchip_i2s_tdm_probe()
[all …]
/linux/drivers/spi/
H A Dspi-rockchip-sfc.c177 struct clk *hclk; member
644 sfc->hclk = devm_clk_get(&pdev->dev, "hclk_sfc"); in rockchip_sfc_probe()
645 if (IS_ERR(sfc->hclk)) in rockchip_sfc_probe()
646 return dev_err_probe(&pdev->dev, PTR_ERR(sfc->hclk), in rockchip_sfc_probe()
660 ret = clk_prepare_enable(sfc->hclk); in rockchip_sfc_probe()
735 clk_disable_unprepare(sfc->hclk); in rockchip_sfc_probe()
751 clk_disable_unprepare(sfc->hclk); in rockchip_sfc_remove()
760 clk_disable_unprepare(sfc->hclk); in rockchip_sfc_runtime_suspend()
770 ret = clk_prepare_enable(sfc->hclk); in rockchip_sfc_runtime_resume()
776 clk_disable_unprepare(sfc->hclk); in rockchip_sfc_runtime_resume()
/linux/Documentation/devicetree/bindings/sound/
H A Drockchip,rk3576-sai.yaml47 - const: hclk
53 - description: reset for the hclk domain
127 clock-names = "mclk", "hclk";
/linux/drivers/soc/qcom/
H A Dqcom_gsbi.c111 struct clk *hclk; member
181 gsbi->hclk = devm_clk_get_enabled(&pdev->dev, "iface"); in gsbi_probe()
182 if (IS_ERR(gsbi->hclk)) in gsbi_probe()
183 return PTR_ERR(gsbi->hclk); in gsbi_probe()
/linux/drivers/usb/host/
H A Dohci-at91.c55 struct clk *hclk; member
79 clk_prepare_enable(ohci_at91->hclk); in at91_start_clock()
92 clk_disable_unprepare(ohci_at91->hclk); in at91_stop_clock()
221 ohci_at91->hclk = devm_clk_get(dev, "hclk"); in usb_hcd_at91_probe()
222 if (IS_ERR(ohci_at91->hclk)) { in usb_hcd_at91_probe()
223 dev_err(dev, "failed to get hclk\n"); in usb_hcd_at91_probe()
224 retval = PTR_ERR(ohci_at91->hclk); in usb_hcd_at91_probe()
/linux/Documentation/devicetree/bindings/rng/
H A Dstarfive,jh7110-trng.yaml30 - const: hclk
55 clock-names = "hclk", "ahb";
/linux/Documentation/devicetree/bindings/rtc/
H A Drenesas,rzn1-rtc.yaml42 - const: hclk
71 clock-names = "hclk";
/linux/Documentation/devicetree/bindings/crypto/
H A Dstarfive,jh7110-crypto.yaml29 - const: hclk
89 clock-names = "hclk", "ahb";
/linux/Documentation/devicetree/bindings/display/
H A Datmel,lcdc.yaml40 - const: hclk
68 clock-names = "hclk", "lcdc_clk";

1234567