Searched +full:gcc +full:- +full:msm8660 (Results 1 – 7 of 7) sorted by relevance
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,gcc-msm8660.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,gcc-msm8660.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Global Clock & Reset Controller on MSM8660 10 - Stephen Boyd <sboyd@kernel.org> 11 - Taniya Das <quic_tdas@quicinc.com> 15 MSM8660 18 include/dt-bindings/clock/qcom,gcc-msm8660.h 19 include/dt-bindings/reset/qcom,gcc-msm8660.h [all …]
|
H A D | qcom,kpss-gcc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,kpss-gcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Krait Processor Sub-system (KPSS) Global Clock Controller (GCC) 10 - Christian Marangi <ansuelsmth@gmail.com> 13 Krait Processor Sub-system (KPSS) Global Clock Controller (GCC). Used 15 to the kpss-gcc registers. 20 - enum: 21 - qcom,kpss-gcc-ipq8064 [all …]
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | qcom,usb-hs-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,usb-hs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Bjorn Andersson <bjorn.andersson@linaro.org> 17 - qcom,usb-hs-phy-apq8064 18 - qcom,usb-hs-phy-msm8660 19 - qcom,usb-hs-phy-msm8960 25 reset-names: 34 reset-names: [all …]
|
/linux/arch/arm/mach-qcom/ |
H A D | platsmp.c | 1 // SPDX-License-Identifier: GPL-2.0-only 59 node = of_find_compatible_node(NULL, NULL, "qcom,gcc-msm8660"); in scss_release_secondary() 62 return -ENXIO; in scss_release_secondary() 68 return -ENOMEM; in scss_release_secondary() 88 return -ENODEV; in cortex_a7_release_secondary() 92 ret = -ENODEV; in cortex_a7_release_secondary() 98 ret = -ENOMEM; in cortex_a7_release_secondary() 144 return -ENODEV; in kpssv1_release_secondary() 148 ret = -ENODEV; in kpssv1_release_secondary() 154 ret = -ENODEV; in kpssv1_release_secondary() [all …]
|
/linux/drivers/clk/qcom/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_COMMON_CLK_QCOM) += clk-qcom.o 4 clk-qcom-y += common.o 5 clk-qcom-y += clk-regmap.o 6 clk-qcom-y += clk-alpha-pll.o 7 clk-qcom-y += clk-pll.o 8 clk-qcom-y += clk-rcg.o 9 clk-qcom-y += clk-rcg2.o 10 clk-qcom-y += clk-branch.o 11 clk-qcom-y += clk-regmap-divider.o [all …]
|
H A D | gcc-msm8660.c | 1 // SPDX-License-Identifier: GPL-2.0-only 12 #include <linux/clk-provider.h> 14 #include <linux/reset-controller.h> 16 #include <dt-bindings/clock/qcom,gcc-msm8660.h> 17 #include <dt-bindings/reset/qcom,gcc-msm8660.h> 20 #include "clk-regmap.h" 21 #include "clk-pll.h" 22 #include "clk-rcg.h" 23 #include "clk-branch.h" 2762 { .compatible = "qcom,gcc-msm8660" }, [all …]
|
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 167 platforms such as apq8064, msm8660, msm8960 etc. 242 CMN PLL consumes the AHB/SYS clocks from GCC and supplies 243 the output clocks to the networking hardware and GCC blocks. 337 tristate "MSM8660 Global Clock Controller" 340 Support for the global clock controller on msm8660 devices. 1411 Say Y if you want to toggle LPASS-adjacent resets within 1529 tristate "High-Frequency PLL (HFPLL) Clock Controller" 1531 Support for the high-frequency PLLs present on Qualcomm devices. 1538 Support for the Krait ACC and GCC clock controllers. Say Y
|