Home
last modified time | relevance | path

Searched +full:fman +full:- +full:dtsec (Results 1 – 25 of 26) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dfsl,fman-dtsec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/fsl,fman-dtsec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP FMan MAC
10 - Madalin Bucur <madalin.bucur@nxp.com>
13 Each FMan has several MACs, each implementing an Ethernet interface. Earlier
14 versions of FMan used the Datapath Three Speed Ethernet Controller (dTSEC) for
15 10/100/1000 MBit/s speeds, and the 10-Gigabit Ethernet Media Access Controller
16 (10GEC) for 10 Gbit/s speeds. Later versions of FMan use the Multirate
[all …]
H A Dfsl-fman.txt5 - FMan Node
6 - FMan Port Node
7 - FMan MURAM Node
8 - FMan dTSEC/XGEC/mEMAC Node
9 - FMan IEEE 1588 Node
10 - FMan MDIO Node
11 - Example
14 FMan Node
18 Due to the fact that the FMan is an aggregation of sub-engines (ports, MACs,
19 etc.) the FMan node will have child nodes for each of them.
[all …]
H A Dfsl,fman.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/fsl,fman.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Li <Frank.Li@nxp.com>
13 Due to the fact that the FMan is an aggregation of sub-engines (ports, MACs,
14 etc.) the FMan node will have child nodes for each of them.
19 - fsl,fman
21 FMan version can be determined via FM_IP_REV_1 register in the
22 FMan block. The offset is 0xc4 from the beginning of the
[all …]
/freebsd/sys/dev/dpaa/
H A Dif_dtsec_fdt.c1 /*-
55 #include "fman.h"
84 "dtsec",
89 DRIVER_MODULE(dtsec, fman, dtsec_driver, 0, 0);
90 DRIVER_MODULE(miibus, dtsec, miibus_driver, 0, 0);
91 MODULE_DEPEND(dtsec, ether, 1, 1, 1);
92 MODULE_DEPEND(dtsec, miibus, 1, 1, 1);
101 if (!ofw_bus_is_compatible(dev, "fsl,fman-dtsec") && in dtsec_fdt_probe()
102 !ofw_bus_is_compatible(dev, "fsl,fman-xgec")) in dtsec_fdt_probe()
125 if (OF_getprop(enet_node, "local-mac-address", in dtsec_fdt_attach()
[all …]
H A Dif_dtsec.c1 /*-
2 * Copyright (c) 2011-2012 Semihalf.
63 #include "fman.h"
75 * @group dTSEC private defines.
79 * dTSEC FMan MAC exceptions info struct.
89 * @group FMan MAC routines.
92 #define DTSEC_MAC_EXCEPTIONS_END (-1)
95 * FMan MAC exceptions.
125 { e_FM_MAC_EX_1G_MAG_PCKT, "Magic Packet detected when dTSEC is in "
133 { e_FM_MAC_EX_1G_1588_TS_RX_ERR, "Time-Stamp Receive Error" },
[all …]
H A Dif_dtsec.h1 /*-
2 * Copyright (c) 2011-2012 Semihalf.
31 * @group dTSEC common API.
37 #define DTSEC_LOCK(sc) mtx_lock(&(sc)->sc_lock)
38 #define DTSEC_UNLOCK(sc) mtx_unlock(&(sc)->sc_lock)
39 #define DTSEC_LOCK_ASSERT(sc) mtx_assert(&(sc)->sc_lock, MA_OWNED)
40 #define DTSEC_MII_LOCK(sc) mtx_lock(&(sc)->sc_mii_lock)
41 #define DTSEC_MII_UNLOCK(sc) mtx_unlock(&(sc)->sc_mii_lock)
65 /* dTSEC data */
119 * @group dTSEC FMan PORT API.
[all …]
H A Dif_dtsec_rm.c1 /*-
57 #include "fman.h"
65 * @group dTSEC RM private defines.
97 * @group dTSEC Frame Info routines.
104 if (sc->sc_fi_zone != NULL) in dtsec_rm_fi_pool_free()
105 uma_zdestroy(sc->sc_fi_zone); in dtsec_rm_fi_pool_free()
112 snprintf(sc->sc_fi_zname, sizeof(sc->sc_fi_zname), "%s: Frame Info", in dtsec_rm_fi_pool_init()
113 device_get_nameunit(sc->sc_dev)); in dtsec_rm_fi_pool_init()
115 sc->sc_fi_zon in dtsec_rm_fi_pool_init()
[all...]
H A Dif_dtsec_im.c1 /*-
56 #include "fman.h"
62 * @group dTSEC FMan PORT routines.
75 m = m_devget(data, length, 0, sc->sc_ifnet, NULL); in dtsec_im_fm_port_rx_callback()
77 if_input(sc->sc_ifnet, m); in dtsec_im_fm_port_rx_callback()
103 device_printf(sc->sc_dev, "couldn't allocate RX buffer.\n"); in dtsec_im_fm_port_rx_get_buf()
127 params.baseAddr = sc->sc_fm_base + sc->sc_port_rx_hw_id; in dtsec_im_fm_port_rx_init()
128 params.h_Fm = sc->sc_fmh; in dtsec_im_fm_port_rx_init()
129 params.portType = dtsec_fm_port_rx_type(sc->sc_eth_dev_type); in dtsec_im_fm_port_rx_init()
130 params.portId = sc->sc_eth_id; in dtsec_im_fm_port_rx_init()
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/
H A Dqoriq-fman-0-1g-4.dtsi2 * QorIQ FMan 1g port #4 device tree stub [ controller @ offset 0x400000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@400000 {
37 cell-index = <0xc>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2c>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <4>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman0_rx_0x0c &fman0_tx_0x2c>;
[all …]
H A Dqoriq-fman-0-1g-0.dtsi2 * QorIQ FMan 1g port #0 device tree stub [ controller @ offset 0x400000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@400000 {
37 cell-index = <0x8>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x28>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <0>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman0_rx_0x08 &fman0_tx_0x28>;
[all …]
H A Dqoriq-fman-0-1g-1.dtsi2 * QorIQ FMan 1g port #1 device tree stub [ controller @ offset 0x400000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@400000 {
37 cell-index = <0x9>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x29>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <1>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman0_rx_0x09 &fman0_tx_0x29>;
[all …]
H A Dqoriq-fman-0-1g-2.dtsi2 * QorIQ FMan 1g port #2 device tree stub [ controller @ offset 0x400000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@400000 {
37 cell-index = <0xa>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2a>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <2>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman0_rx_0x0a &fman0_tx_0x2a>;
[all …]
H A Dqoriq-fman-0-1g-3.dtsi2 * QorIQ FMan 1g port #3 device tree stub [ controller @ offset 0x400000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@400000 {
37 cell-index = <0xb>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2b>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <3>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman0_rx_0x0b &fman0_tx_0x2b>;
[all …]
H A Dqoriq-fman-1-1g-0.dtsi2 * QorIQ FMan 1g port #0 device tree stub [ controller @ offset 0x500000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@500000 {
37 cell-index = <0x8>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x28>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <0>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman1_rx_0x08 &fman1_tx_0x28>;
[all …]
H A Dqoriq-fman-1-1g-1.dtsi2 * QorIQ FMan 1g port #1 device tree stub [ controller @ offset 0x500000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@500000 {
37 cell-index = <0x9>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x29>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <1>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman1_rx_0x09 &fman1_tx_0x29>;
[all …]
H A Dqoriq-fman-1-1g-2.dtsi2 * QorIQ FMan 1g port #2 device tree stub [ controller @ offset 0x500000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@500000 {
37 cell-index = <0xa>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2a>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <2>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman1_rx_0x0a &fman1_tx_0x2a>;
[all …]
H A Dqoriq-fman-1-1g-3.dtsi2 * QorIQ FMan 1g port #3 device tree stub [ controller @ offset 0x500000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@500000 {
37 cell-index = <0xb>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2b>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <3>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman1_rx_0x0b &fman1_tx_0x2b>;
[all …]
H A Dqoriq-fman-1-1g-4.dtsi2 * QorIQ FMan 1g port #4 device tree stub [ controller @ offset 0x500000 ]
4 * Copyright 2011 - 2015 Freescale Semiconductor Inc.
35 fman@500000 {
37 cell-index = <0xc>;
38 compatible = "fsl,fman-v2-port-rx";
43 cell-index = <0x2c>;
44 compatible = "fsl,fman-v2-port-tx";
49 cell-index = <4>;
50 compatible = "fsl,fman-dtsec";
52 fsl,fman-ports = <&fman1_rx_0x0c &fman1_tx_0x2c>;
[all …]
/freebsd/sys/dts/powerpc/
H A Dp3041si.dtsi4 * Copyright 2010-2011 Freescale Semiconductor Inc.
35 /dts-v1/;
39 #address-cells = <2>;
40 #size-cells = <2>;
41 interrupt-parent = <&mpic>;
102 #address-cells = <1>;
103 #size-cells = <0>;
108 bus-frequency = <749999996>;
109 next-level-cache = <&L2_0>;
110 L2_0: l2-cache {
[all …]
H A Dp2041si.dtsi35 /dts-v1/;
39 #address-cells = <2>;
40 #size-cells = <2>;
41 interrupt-parent = <&mpic>;
101 #address-cells = <1>;
102 #size-cells = <0>;
107 bus-frequency = <749999996>;
108 next-level-cache = <&L2_0>;
109 L2_0: l2-cache {
110 next-level-cache = <&cpc>;
[all …]
H A Dp5020si.dtsi4 * Copyright 2010-2011 Freescale Semiconductor Inc.
35 /dts-v1/;
39 #address-cells = <2>;
40 #size-cells = <2>;
41 interrupt-parent = <&mpic>;
108 #address-cells = <1>;
109 #size-cells = <0>;
114 bus-frequency = <799999998>;
115 next-level-cache = <&L2_0>;
116 L2_0: l2-cache {
[all …]
/freebsd/sys/contrib/ncsw/Peripherals/FM/MAC/
H A Dfman_dtsec_mii_acc.c2 * Copyright 2008-2013 Freescale Semiconductor Inc.
39 * dtsec_mii_get_div() - calculates the value of the dtsec mii divider
40 * @dtsec_freq: dtsec clock frequency (in Mhz)
42 * This function calculates the dtsec mii clock divider that determines
47 * Note: the dTSEC system clock is equal to 1/2 of the FMan clock.
53 * dtsec freq MgmtClk div MII freq Mhz
84 iowrite32be(ioread32be(&regs->miimcfg) | MIIMCFG_RESET_MGMT, in fman_dtsec_mii_reset()
85 &regs->miimcfg); in fman_dtsec_mii_reset()
86 iowrite32be(ioread32be(&regs->miimcfg) & ~MIIMCFG_RESET_MGMT, in fman_dtsec_mii_reset()
87 &regs->miimcfg); in fman_dtsec_mii_reset()
[all …]
H A Ddtsec.c2 * Copyright 2008-2013 Freescale Semiconductor Inc.
34 @File dtsec.c
36 @Description FMan dTSEC driver
48 #include "dtsec.h"
58 if (ENET_SPEED_FROM_MODE(p_Dtsec->enetMode) >= e_ENET_SPEED_10000) in CheckInitParameters()
60 if (p_Dtsec->macId >= FM_MAX_NUM_OF_1G_MACS) in CheckInitParameters()
62 if (p_Dtsec->addr == 0) in CheckInitParameters()
64 if ((ENET_SPEED_FROM_MODE(p_Dtsec->enetMode) >= e_ENET_SPEED_1000) && in CheckInitParameters()
65 p_Dtsec->p_DtsecDriverParam->halfdup_on) in CheckInitParameters()
67 if (p_Dtsec->p_DtsecDriverParam->halfdup_on && (p_Dtsec->p_DtsecDriverParam)->loopback) in CheckInitParameters()
[all …]
/freebsd/sys/contrib/ncsw/inc/flib/
H A Dfsl_enet.h2 * Copyright 2008-2012 Freescale Semiconductor Inc.
37 @Description Ethernet MAC-PHY Interface
72 @Description Enum for inter-module interrupts registration
81 E_FMAN_MOD_FMAN_CTRL, /**< FMAN Controller Timer event */
138 /**< dTSEC Babbling receive error */
140 /**< dTSEC Receive control (pause frame) interrupt */
142 /**< dTSEC Graceful transmit stop complete */
144 /**< dTSEC Babbling transmit error */
146 /**< dTSEC Transmit control (pause frame) interrupt */
148 /**< dTSEC Transmit error */
[all …]
H A Dfsl_fman_dtsec_mii_acc.h2 * Copyright 2008-2013 Freescale Semiconductor Inc.
86 /* dTSEC MII API */
93 * note that dtsec clock is 1/2 of fman clock */

12