Home
last modified time | relevance | path

Searched full:flashes (Results 1 – 25 of 81) sorted by relevance

1234

/linux/drivers/mtd/spi-nor/
H A DKconfig32 bool "Disable SWP on any flashes (legacy behavior)"
35 flashes at boot-up.
44 bool "Disable SWP on flashes w/ volatile protection bits"
46 Some SPI flashes have volatile block protection bits, ie. after a
51 of flashes while keeping it enabled for any other SPI flashes
64 SPI flashes will not be changed. If your flash is software write
H A Dotp.c3 * OTP support for SPI NOR flashes
30 * This method is used on GigaDevice and Winbond flashes.
77 * This method is used on GigaDevice and Winbond flashes.
102 * flashes only have one page per security register. in spi_nor_otp_write_secr()
133 * This method is used on GigaDevice and Winbond flashes.
171 * GigaDevice and Winbond flashes.
203 * method is used on GigaDevice and Winbond flashes.
496 * Some SPI NOR flashes like Macronix ones can be ordered in two in spi_nor_set_mtd_otp_ops()
H A Dcore.h14 * 256 bytes is a sane default for most older flashes. Newer flashes will
342 * ECC unit size for ECC-ed flashes.
369 * @ready: (optional) flashes might use a different mechanism
499 * hooks to differentiate support between flashes of the same
/linux/drivers/mtd/devices/
H A Dbcm47xxsflash.h9 /* Used for ST flashes only. */
24 /* Used for Atmel flashes only. */
45 /* Status register bits for ST flashes */
52 /* Status register bits for Atmel flashes */
/linux/drivers/mtd/ubi/
H A DKconfig25 The default value should be OK for SLC NAND flashes, NOR flashes and
26 other flashes which have eraseblock life-cycle 100000 or more.
27 However, in case of MLC NAND flashes which typically have eraseblock
42 Valid Blocks) for the flashes' endurance lifetime. The maximum
/linux/include/linux/mtd/
H A Dspi-nor.h53 /* 4-byte address opcodes - used on Spansion and some Macronix flashes. */
80 /* Used for SST flashes only. */
84 /* Used for Macronix and Winbond flashes. */
88 /* Used for Spansion flashes only. */
91 /* Used for Micron flashes only. */
95 /* Used for GigaDevices and Winbond flashes. */
H A Dubi.h164 * Instead, CFI NOR flashes have a write-buffer of, e.g., 64 bytes, and when
173 * E.g., some NOR flashes may have (@min_io_size = 1, @max_write_size = 64). In
174 * contrast, NAND flashes usually have @min_io_size = @max_write_size = NAND
H A Dspear_smi.h55 * num_flashes: number of flashes present on board
/linux/Documentation/devicetree/bindings/mtd/
H A Dmtd.yaml57 An OTP memory region. Some flashes provide a one-time-programmable
59 pre-programmed by the factory. Some flashes might provide both.
/linux/Documentation/filesystems/
H A Dubifs.rst31 typically 100K-1G for SLC NAND and NOR flashes, and 1K-10K for MLC
32 NAND flashes. Blocks do not have the wear-out property.
33 5 Eraseblocks may become bad (only on NAND flashes) and software should
/linux/Documentation/userspace-api/media/v4l/
H A Dext-ctrls-flash.rst185 Is the flash ready to strobe? Xenon flashes require their capacitors
186 charged before strobing. LED flashes often require a cooldown period
/linux/include/linux/ssb/
H A Dssb_driver_chipcommon.h9 * gpio interface, extbus, and support for serial and parallel flashes.
497 /* flashcontrol opcodes for ST flashes */
511 /* Status register bits for ST flashes */
518 /* flashcontrol opcodes for Atmel flashes */
541 /* Status register bits for Atmel flashes */
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-spi-devices-spi-nor10 non-JEDEC compliant flashes.
/linux/arch/powerpc/boot/dts/fsl/
H A Dp1020rdb_36b.dts20 /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
H A Dp1020rdb.dts20 /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
H A Dp1010rdb_36b.dtsi40 /* NOR, NAND Flashes and CPLD on board */
H A Dp1010rdb_32b.dtsi40 /* NOR, NAND Flashes and CPLD on board */
H A Dp2020rdb-pc_36b.dts48 /* NOR and NAND Flashes */
H A Dp1021rdb-pc_36b.dts47 /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
H A Dp1020rdb-pc_32b.dts47 /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
H A Dp1025rdb_36b.dts47 /* NOR, NAND Flashes */
H A Dp1021rdb-pc_32b.dts47 /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
/linux/Documentation/devicetree/bindings/leds/
H A Dcommon.yaml88 # LED "double" flashes at a load average based rate
96 # LED flashes at a fixed, configurable rate
/linux/include/linux/bcma/
H A Dbcma_driver_chipcommon.h145 /* Flashcontrol action + opcodes for ST flashes */
158 /* Flashcontrol action + opcodes for Atmel flashes */
180 /* Status register bits for ST flashes */
186 /* Status register bits for Atmel flashes */
/linux/Documentation/devicetree/bindings/memory-controllers/fsl/
H A Dfsl,ifc.yaml93 /* NOR, NAND Flashes and CPLD on board */

1234