| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | mediatek,ethsys.yaml | 4 $id: http://devicetree.org/schemas/clock/mediatek,ethsys.yaml# 7 title: Mediatek ethsys controller 20 - mediatek,mt2701-ethsys 21 - mediatek,mt7622-ethsys 22 - mediatek,mt7629-ethsys 23 - mediatek,mt7981-ethsys 24 - mediatek,mt7986-ethsys 25 - mediatek,mt7988-ethsys 28 - const: mediatek,mt7623-ethsys 29 - const: mediatek,mt2701-ethsys [all …]
|
| /linux/arch/arm/boot/dts/mediatek/ |
| H A D | mt7629.dtsi | 430 ethsys: syscon@1b000000 { label 431 compatible = "mediatek,mt7629-ethsys", "syscon"; 445 <ðsys CLK_ETH_ESW_EN>, 446 <ðsys CLK_ETH_GP0_EN>, 447 <ðsys CLK_ETH_GP1_EN>, 448 <ðsys CLK_ETH_GP2_EN>, 449 <ðsys CLK_ETH_FE_EN>, 471 mediatek,ethsys = <ðsys>;
|
| H A D | mt2701.dtsi | 720 ethsys: syscon@1b000000 { label 721 compatible = "mediatek,mt2701-ethsys", "syscon"; 734 <ðsys CLK_ETHSYS_ESW>, 735 <ðsys CLK_ETHSYS_GP1>, 736 <ðsys CLK_ETHSYS_GP2>, 739 resets = <ðsys MT2701_ETHSYS_FE_RST>, 740 <ðsys MT2701_ETHSYS_GMAC_RST>, 741 <ðsys MT2701_ETHSYS_PPE_RST>; 744 mediatek,ethsys = <ðsys>;
|
| H A D | mt7623.dtsi | 939 ethsys: syscon@1b000000 { label 940 compatible = "mediatek,mt7623-ethsys", 941 "mediatek,mt2701-ethsys", 952 clocks = <ðsys CLK_ETHSYS_HSDMA>; 967 <ðsys CLK_ETHSYS_ESW>, 968 <ðsys CLK_ETHSYS_GP1>, 969 <ðsys CLK_ETHSYS_GP2>, 972 resets = <ðsys MT2701_ETHSYS_FE_RST>, 973 <ðsys MT2701_ETHSYS_GMAC_RST>, 974 <ðsys MT2701_ETHSYS_PPE_RST>; [all …]
|
| H A D | mt7623a.dtsi | 54 resets = <ðsys MT2701_ETHSYS_MCM_RST>;
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7622.dtsi | 929 ethsys: clock-controller@1b000000 { label 930 compatible = "mediatek,mt7622-ethsys", 941 clocks = <ðsys CLK_ETH_HSDMA_EN>; 975 <ðsys CLK_ETH_ESW_EN>, 976 <ðsys CLK_ETH_GP0_EN>, 977 <ðsys CLK_ETH_GP1_EN>, 978 <ðsys CLK_ETH_GP2_EN>, 990 mediatek,ethsys = <ðsys>;
|
| /linux/include/dt-bindings/reset/ |
| H A D | mt7986-resets.h | 46 /* ETHSYS Subsystem resets */
|
| H A D | mt2701-resets.h | 75 /* ETHSYS resets */
|
| H A D | mt7622-reset.h | 76 /* ETHSYS Subsystem resets */
|
| /linux/Documentation/devicetree/bindings/dma/ |
| H A D | mediatek,mt7622-hsdma.yaml | 59 clocks = <ðsys CLK_ETHSYS_HSDMA>;
|
| /linux/drivers/clk/mediatek/ |
| H A D | clk-mt2701-eth.c | 49 { .compatible = "mediatek,mt2701-ethsys", .data = ð_desc },
|
| H A D | clk-mt7622-eth.c | 74 { .compatible = "mediatek,mt7622-ethsys", .data = ð_desc },
|
| H A D | clk-mt7986-eth.c | 82 { .compatible = "mediatek,mt7986-ethsys", .data = ð_desc },
|
| H A D | clk-mt7629-eth.c | 122 .compatible = "mediatek,mt7629-ethsys",
|
| H A D | clk-mt7988-eth.c | 131 { .compatible = "mediatek,mt7988-ethsys", .data = ðdma_desc },
|
| /linux/drivers/net/ethernet/mediatek/ |
| H A D | mtk_eth_soc.c | 482 regmap_update_bits(eth->ethsys, ETHSYS_CLKCFG0, in mt7621_gmac0_rgmii_adjust() 645 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config() 648 regmap_write(eth->ethsys, ETHSYS_SYSCFG0, val); in mtk_mac_config() 659 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config() 661 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_config() 705 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_finish() 3781 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset() 3786 regmap_update_bits(eth->ethsys, ETHSYS_RSTCTRL, in ethsys_reset() 3910 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, 0); in mtk_hw_reset() 3934 regmap_write(eth->ethsys, ETHSYS_FE_RST_CHK_IDLE_EN, in mtk_hw_reset() [all …]
|
| H A D | mtk_eth_soc.h | 1261 * @ethsys: The register map pointing at the range used to setup 1306 struct regmap *ethsys; member
|
| H A D | mtk_star_emac.c | 148 /* EthSys Configuration Register */
|
| /linux/include/dt-bindings/clock/ |
| H A D | mt7986-clk.h | 161 /* ETHSYS */
|
| H A D | mt7629-clk.h | 188 /* ETHSYS */
|
| H A D | mediatek,mt7981-clk.h | 209 /* ETHSYS */
|
| H A D | mt7622-clk.h | 264 /* ETHSYS */
|
| H A D | mt2701-clk.h | 415 /* ETHSYS */
|
| /linux/Documentation/devicetree/bindings/net/dsa/ |
| H A D | mediatek,mt7530.yaml | 169 ethsys. 405 resets = <ðsys MT2701_ETHSYS_MCM_RST>;
|
| /linux/drivers/pmdomain/mediatek/ |
| H A D | mtk-scpsys.c | 831 .name = "ethsys",
|