/linux/arch/arm64/kernel/ |
H A D | cpu_errata.c | 101 /* ... or if the system is affected by an erratum */ in cpu_enable_trap_ctr_access() 482 .desc = "ARM erratum 832075", 492 .desc = "ARM erratum 834220", 501 .desc = "ARM erratum 843419", 510 .desc = "ARM erratum 845719", 525 .desc = "Cavium erratum 27456", 532 .desc = "Cavium erratum 30115", 546 .desc = "Qualcomm Technologies Falkor/Kryo erratum 1003", 555 .desc = "Qualcomm erratum 1009, or ARM erratum 1286807, 2441009", 565 .desc = "ARM erratum 858921", [all …]
|
/linux/arch/arm64/ |
H A D | Kconfig | 450 implementation suffers from an additional erratum where hardware 468 erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or 490 erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI 493 Under certain conditions this erratum can cause a clean line eviction 512 erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected 518 address, then this erratum might cause a clean cache line to be 535 erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache 540 maintenance operation to the same address, then this erratum might 556 erratum 832075 on Cortex-A57 parts up to r1p2. 574 erratum 834220 on Cortex-A57 parts up to r1p2. [all …]
|
/linux/drivers/net/can/rockchip/ |
H A D | rockchip_canfd.h | 301 /* Erratum 1: The error frame sent by the CAN controller has an 306 /* Erratum 2: The error frame sent after detecting a CRC error has an 311 /* Erratum 3: Intermittent CRC calculation errors. */ 314 /* Erratum 4: Intermittent occurrence of stuffing errors. */ 317 /* Erratum 5: Counters related to the TXFIFO and RXFIFO exhibit 321 * states that only the rk3568v2 is affected by this erratum, but 344 /* Erratum 6: The CAN controller's transmission of extended frames may 367 /* Erratum 7: In the passive error state, the CAN controller's 372 /* Erratum 8: The Format-Error error flag is transmitted one bit 377 /* Erratum 9: In the arbitration segment, the CAN controller will [all …]
|
H A D | rockchip_canfd-rx.c | 138 /* Erratum 6: Extended frames may be send as standard frames. in rkcanfd_rxstx_filter() 169 /* Affected by Erratum 6 */ in rkcanfd_rxstx_filter() 194 /* Erratum 5: If the FIFO is empty, we read the same value for in rkcanfd_fifo_header_empty() 217 /* Erratum 5: Counters for TXEFIFO and RXFIFO may be wrong */ in rkcanfd_handle_rx_int_one()
|
/linux/Documentation/devicetree/bindings/timer/ |
H A D | arm,arch_timer.yaml | 71 allwinner,erratum-unknown1: 73 description: Indicates the presence of an erratum found in Allwinner SoCs, 77 fsl,erratum-a008585: 79 description: Indicates the presence of QorIQ erratum A-008585, which says 84 hisilicon,erratum-161010101: 86 description: Indicates the presence of Hisilicon erratum 161010101, which
|
/linux/arch/arm/ |
H A D | Kconfig | 551 fail. This erratum is present in 1136 (before r1p4), 1156 and 1176. 560 r1p* erratum. If a code sequence containing an ARM/Thumb 577 erratum. For very specific sequences of memory operations, it is 593 erratum. Any asynchronous access to the L2 cache may encounter a 608 (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction 624 (r2p0..r2p2) erratum. Under certain conditions, specific to the 642 r1p0) erratum. On affected cores the LoUIS bit field of the CLIDR 652 r2p0) erratum. A faulty ASID can be sent to the other CPUs for the 654 As a consequence of this erratum, some TLB entries which should be 665 (r2p*) erratum. Under very rare conditions, a faulty [all …]
|
/linux/arch/arm/mach-omap2/ |
H A D | dma.c | 89 * Erratum ID: Not Available in configure_dma_errata() 98 * Erratum ID: Not Available in configure_dma_errata() 119 * Erratum ID: i378: OMAP2+: sDMA Channel is not disabled in configure_dma_errata() 127 * Erratum ID: i541: sDMA FIFO draining does not finish in configure_dma_errata() 138 * Erratum ID: i88 : Special programming model needed to disable DMA in configure_dma_errata() 147 * Erratum 3.2/3.3: sometimes 0 is returned if CSAC/CDAC is in configure_dma_errata() 153 * Erratum ID: Not Available in configure_dma_errata()
|
/linux/Documentation/admin-guide/hw-vuln/ |
H A D | multihit.rst | 4 iTLB multihit is an erratum where some processors may incur a machine check 9 exploit this erratum to perform a denial of service attack. 15 Variations of this erratum are present on most Intel Core and Xeon processor 16 models. The erratum is not present on: 62 Attacks against the iTLB multihit erratum can be mounted from malicious 91 Enumeration of the erratum 107 This erratum can be mitigated by restricting the use of large page sizes to
|
/linux/drivers/iommu/arm/arm-smmu/ |
H A D | arm-smmu-impl.c | 61 * Cavium CN88xx erratum #27704. in cavium_cfg_probe() 66 dev_notice(smmu->dev, "\tenabling workaround for Cavium erratum 27704\n"); in cavium_cfg_probe() 154 * Marvell Armada-AP806 erratum #582743. in mrvl_mmu500_readq() 164 * Marvell Armada-AP806 erratum #582743. in mrvl_mmu500_writeq() 174 * Armada-AP806 erratum #582743. in mrvl_mmu500_cfg_probe()
|
/linux/Documentation/devicetree/bindings/net/ |
H A D | fsl,fman-mdio.yaml | 46 fsl,erratum-a009885: 49 erratum describing that the contents of MDIO_DATA may 54 fsl,erratum-a011043: 57 Indicates the presence of the A011043 erratum
|
/linux/arch/arm/mach-tegra/ |
H A D | reset-handler.S | 158 orr r0, r0, #1 << 14 @ erratum 716044 161 orr r0, r0, #1 << 4 @ erratum 742230 162 orr r0, r0, #1 << 11 @ erratum 751472 174 orr r0, r0, #1 << 6 @ erratum 743622 175 orr r0, r0, #1 << 11 @ erratum 751472
|
/linux/arch/arm64/include/asm/ |
H A D | arch_gicv3.h | 45 * Cavium ThunderX erratum 23154 51 * Erratum 38545 63 * erratum 23154 is not applicable.
|
/linux/tools/perf/util/ |
H A D | amd-sample-raw.c | 47 * Erratum #1238 workaround is to ignore MSRC001_1030[IbsIcMiss] in pr_ibs_fetch_ctl() 48 * Erratum #1347 workaround is to use table provided in erratum in pr_ibs_fetch_ctl() 162 * Erratum #1293 in pr_ibs_op_data3() 205 * Erratum #1293: ignore op_data2 if DcMissNoMabAlloc or SwPf are set in amd_dump_ibs_op()
|
/linux/drivers/hwtracing/coresight/ |
H A D | coresight-trbe.c | 74 * TRBE erratum list 79 * a given CPU is affected by the erratum. Unlike the other erratum 86 * TRBE erratum. We map the given cpucap into a TRBE internal number 91 * - Streamlined detection of erratum across the system 376 * When the TRBE is affected by an erratum that could make it in trbe_min_trace_buf_size() 694 * erratum which forces the PAGE_SIZE alignment on the TRBPTR, and thus in trbe_get_trace_size() 696 * 64bytes. Thus we ignore the potential triggering of the erratum in trbe_get_trace_size() 717 * If the TRBE is affected by the following erratum, we must fill in trbe_get_trace_size() 885 * beginning of the ring-buffer (normal-BASE). But with the erratum, in trbe_apply_work_around_before_enable() 911 * driver to move it, assuming that the erratum was triggered and in trbe_apply_work_around_before_enable() [all …]
|
/linux/Documentation/devicetree/bindings/net/nfc/ |
H A D | ti,trf7970a.yaml | 30 Specify that the trf7970a being used has the "EN2 RF" erratum 38 Specify that the trf7970a being used has the "IRQ Status Read" erratum
|
/linux/Documentation/devicetree/bindings/i2c/ |
H A D | i2c-mpc.yaml | 50 fsl,i2c-erratum-a004447: 53 Indicates the presence of QorIQ erratum A-004447, which
|
/linux/arch/mips/include/asm/ |
H A D | timex.h | 43 * On R4000/R4400 an erratum exists such that if the cycle counter is 47 * There is a suggested workaround and also the erratum can't strike if
|
/linux/drivers/clocksource/ |
H A D | arm_arch_timer.c | 304 * Theoretically the erratum should not occur more than twice in succession 460 .id = "fsl,erratum-a008585", 461 .desc = "Freescale erratum a005858", 471 .id = "hisilicon,erratum-161010101", 472 .desc = "HiSilicon erratum 161010101", 481 .desc = "HiSilicon erratum 161010101", 492 .desc = "ARM erratum 858921", 502 .id = "allwinner,erratum-unknown1", 503 .desc = "Allwinner erratum UNKNOWN1", 514 .desc = "ARM erratum 1418040", [all …]
|
/linux/arch/arm/mach-exynos/ |
H A D | mcpm-exynos.c | 33 * Erratum 799270 workaround. This macro is the same as the common one (in 34 * arch/arm/include/asm/cacheflush.h) except for the erratum handling. 45 /* Dummy Load of a device register to avoid Erratum 799270 */ \
|
/linux/drivers/net/can/spi/mcp251xfd/ |
H A D | mcp251xfd-tef.c | 85 /* According to mcp2518fd erratum DS80000789E 6. the FIFOCI in mcp251xfd_handle_tefif_one() 157 /* According to mcp2518fd erratum DS80000789E 6. the FIFOCI in mcp251xfd_get_tef_len() 240 /* -EBADMSG means we're affected by mcp2518fd erratum in mcp251xfd_handle_tefif()
|
/linux/arch/x86/kernel/cpu/ |
H A D | amd.c | 599 /* F16h erratum 793, CVE-2013-6885 */ in early_init_amd() 628 * (AMD Erratum #110, docId: 25759). in init_amd_k8() 654 * Check models and steppings affected by erratum 400. This is in init_amd_k8() 698 * Check models and steppings affected by erratum 400. This is in init_amd_gh() 711 * Apply erratum 665 fix unconditionally so machines without a BIOS in init_amd_ln() 807 * Work around Erratum 1386. The XSAVES instruction malfunctions in in fix_erratum_1386() 858 /* Erratum 1076: CPB feature bit not being set in CPUID. */ in init_amd_zen1() 1050 * susceptible to erratum #1054 "Instructions Retired Performance in init_amd() 1127 /* Erratum 658 */ in cpu_detect_tlb_amd()
|
H A D | intel.c | 237 * Atom erratum AAE44/AAF40/AAG38/AAH41: in early_init_intel() 246 pr_warn("Atom PSE erratum detected, BIOS microcode update recommended\n"); in early_init_intel() 287 * is "Yonah" where the erratum is named "AN7": in early_init_intel() 345 * Early probe support logic for ppro memory erratum #50 431 * P4 Xeon erratum 037 workaround. in intel_workarounds() 438 pr_info("CPU: Disabling hardware prefetching (Erratum 037)\n"); in intel_workarounds() 445 * integrated APIC (see 11AP erratum in "Pentium Processor in intel_workarounds()
|
/linux/arch/powerpc/boot/dts/fsl/ |
H A D | qoriq-fman3l-0.dtsi | 82 fsl,erratum-a009885; 90 fsl,erratum-a009885;
|
/linux/arch/mips/ |
H A D | Kconfig | 2417 # erratum #23 2421 # erratum #41 2422 # "MIPS R4000MC Errata, Processor Revision 2.2 and 3.0", erratum 2424 # "MIPS R4400PC/SC Errata, Processor Revision 1.0", erratum #7 2425 # "MIPS R4400MC Errata, Processor Revision 1.0", erratum #5 2434 # erratum #28 2435 # "MIPS R4000MC Errata, Processor Revision 2.2 and 3.0", erratum 2446 # erratum #52 2455 # "MIPS R4400MC Errata, Processor Revision 1.0", erratum #10 2456 # "MIPS R4400MC Errata, Processor Revision 2.0 & 3.0", erratum #4 [all …]
|
/linux/arch/arm/kernel/ |
H A D | entry-header.S | 226 @ We must avoid clrex due to Cortex-A15 erratum #830321 236 @ We must avoid clrex due to Cortex-A15 erratum #830321 318 @ We must avoid clrex due to Cortex-A15 erratum #830321 350 @ We must avoid clrex due to Cortex-A15 erratum #830321
|