Home
last modified time | relevance | path

Searched full:endian (Results 1 – 25 of 1597) sorted by relevance

12345678910>>...64

/linux/drivers/misc/ocxl/
H A Dmmio.c8 enum ocxl_endian endian, u32 *val) in ocxl_global_mmio_read32() argument
14 if (endian == OCXL_HOST_ENDIAN) in ocxl_global_mmio_read32()
15 endian = OCXL_BIG_ENDIAN; in ocxl_global_mmio_read32()
18 switch (endian) { in ocxl_global_mmio_read32()
33 enum ocxl_endian endian, u64 *val) in ocxl_global_mmio_read64() argument
39 if (endian == OCXL_HOST_ENDIAN) in ocxl_global_mmio_read64()
40 endian = OCXL_BIG_ENDIAN; in ocxl_global_mmio_read64()
43 switch (endian) { in ocxl_global_mmio_read64()
58 enum ocxl_endian endian, u32 val) in ocxl_global_mmio_write32() argument
64 if (endian == OCXL_HOST_ENDIAN) in ocxl_global_mmio_write32()
[all …]
/linux/Documentation/netlink/specs/
H A Dnftables.yaml23 byte-order: big-endian
242 byte-order: big-endian
253 byte-order: big-endian
260 byte-order: big-endian
265 byte-order: big-endian
281 byte-order: big-endian
295 byte-order: big-endian
300 byte-order: big-endian
314 byte-order: big-endian
321 byte-order: big-endian
[all …]
H A Dovs_flow.yaml57 byte-order: big-endian
65 byte-order: big-endian
70 byte-order: big-endian
93 byte-order: big-endian
99 byte-order: big-endian
104 byte-order: big-endian
149 byte-order: big-endian
153 byte-order: big-endian
161 byte-order: big-endian
165 byte-order: big-endian
[all …]
H A Dtc.yaml1101 byte-order: big-endian
1105 byte-order: big-endian
1141 byte-order: big-endian
1154 byte-order: big-endian
1594 byte-order: big-endian
1598 byte-order: big-endian
1608 byte-order: big-endian
1612 byte-order: big-endian
1751 byte-order: big-endian
1923 byte-order: big-endian
[all …]
/linux/drivers/net/ethernet/freescale/
H A Dxgmac_mdio.c136 bool endian = priv->is_little_endian; in xgmac_mdio_write_c22() local
141 mdio_stat = xgmac_read32(&regs->mdio_stat, endian); in xgmac_mdio_write_c22()
143 xgmac_write32(mdio_stat, &regs->mdio_stat, endian); in xgmac_mdio_write_c22()
145 ret = xgmac_wait_until_free(&bus->dev, regs, endian); in xgmac_mdio_write_c22()
151 xgmac_write32(mdio_ctl, &regs->mdio_ctl, endian); in xgmac_mdio_write_c22()
154 xgmac_write32(MDIO_DATA(value), &regs->mdio_data, endian); in xgmac_mdio_write_c22()
156 ret = xgmac_wait_until_done(&bus->dev, regs, endian); in xgmac_mdio_write_c22()
168 bool endian = priv->is_little_endian; in xgmac_mdio_write_c45() local
172 mdio_stat = xgmac_read32(&regs->mdio_stat, endian); in xgmac_mdio_write_c45()
175 xgmac_write32(mdio_stat, &regs->mdio_stat, endian); in xgmac_mdio_write_c45()
[all …]
/linux/Documentation/devicetree/bindings/regmap/
H A Dregmap.txt5 little-endian,
6 big-endian,
7 native-endian: See common-properties.txt for a definition
10 Regmap defaults to little-endian register access on MMIO based
12 architectures that typically run big-endian operating systems
13 (e.g. PowerPC), registers can be defined as big-endian and must
16 On SoCs that can be operated in both big-endian and little-endian
19 chips), "native-endian" is used to allow using the same device tree
23 Scenario 1 : a register set in big-endian mode.
27 big-endian;
/linux/Documentation/devicetree/bindings/phy/
H A Dlantiq,vrx200-pcie-phy.yaml49 lantiq,rcu-endian-offset:
51 description: the offset of the endian registers for this PHY instance in the RCU syscon
53 lantiq,rcu-big-endian-mask:
55 description: the mask to set the PDI (PHY) registers for this PHY instance to big endian
57 big-endian:
58 description: Configures the PDI (PHY) registers in big-endian mode
61 little-endian:
62 description: Configures the PDI (PHY) registers in big-endian mode
74 - lantiq,rcu-endian-offset
75 - lantiq,rcu-big-endian-mask
[all …]
/linux/Documentation/devicetree/bindings/
H A Dcommon-properties.txt13 - big-endian: Boolean; force big endian register accesses
15 know the peripheral always needs to be accessed in big endian (BE) mode.
16 - little-endian: Boolean; force little endian register accesses
18 peripheral always needs to be accessed in little endian (LE) mode.
19 - native-endian: Boolean; always use register accesses matched to the
27 In such cases, little-endian is the preferred default, but it is not
28 a requirement. Some implementations assume that little-endian is
38 native-endian;
46 big-endian;
54 native-endian;
[all …]
/linux/drivers/crypto/cavium/cpt/
H A Dcpt_hw_types.h30 * stored in memory as little-endian unless CPT()_PF_Q()_CTL[INST_BE] is set.
76 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
80 #else /* Word 0 - Little Endian */
86 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 2 - Big Endian */
91 #else /* Word 2 - Little Endian */
113 * This structure is stored in memory as little-endian unless
133 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
138 #else /* Word 0 - Little Endian */
162 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
165 #else /* Word 0 - Little Endian */
[all …]
/linux/arch/arm/lib/
H A Dfindbit.S24 .macro find_first, endian, set, name
25 ENTRY(_find_first_\name\()bit_\endian)
36 .ifc \endian, SWAB_ENDIAN
47 ENDPROC(_find_first_\name\()bit_\endian)
50 .macro find_next, endian, set, name
51 ENTRY(_find_next_\name\()bit_\endian)
63 .ifc \endian, SWAB_ENDIAN
77 ENDPROC(_find_next_\name\()bit_\endian)
80 .macro find_bit, endian, set, name
81 find_first \endian, \set, \name
[all …]
/linux/include/uapi/drm/
H A Ddrm_fourcc.h108 #define DRM_FORMAT_BIG_ENDIAN (1U<<31) /* format is big endian instead of little endian */
144 #define DRM_FORMAT_R10 fourcc_code('R', '1', '0', ' ') /* [15:0] x:R 6:10 little endian */
147 #define DRM_FORMAT_R12 fourcc_code('R', '1', '2', ' ') /* [15:0] x:R 4:12 little endian */
150 #define DRM_FORMAT_R16 fourcc_code('R', '1', '6', ' ') /* [15:0] R little endian */
153 #define DRM_FORMAT_RG88 fourcc_code('R', 'G', '8', '8') /* [15:0] R:G 8:8 little endian */
154 #define DRM_FORMAT_GR88 fourcc_code('G', 'R', '8', '8') /* [15:0] G:R 8:8 little endian */
157 #define DRM_FORMAT_RG1616 fourcc_code('R', 'G', '3', '2') /* [31:0] R:G 16:16 little endian */
158 #define DRM_FORMAT_GR1616 fourcc_code('G', 'R', '3', '2') /* [31:0] G:R 16:16 little endian */
165 #define DRM_FORMAT_XRGB4444 fourcc_code('X', 'R', '1', '2') /* [15:0] x:R:G:B 4:4:4:4 little endian */
[all...]
/linux/Documentation/devicetree/bindings/i2c/
H A Di2c-mux-reg.txt18 - little-endian: The existence indicates the register is in little endian.
19 - big-endian: The existence indicates the register is in big endian.
20 If both little-endian and big-endian are omitted, the endianness of the
36 Example of a mux on PCIe card, the host is a powerpc SoC (big endian):
45 little-endian; /* little endian register on PCIe */
/linux/tools/testing/selftests/bpf/prog_tests/
H A Dbtf_endian.c11 enum btf_endianness endian = BTF_LITTLE_ENDIAN; in test_btf_endian() local
13 enum btf_endianness endian = BTF_BIG_ENDIAN; in test_btf_endian()
17 enum btf_endianness swap_endian = 1 - endian; in test_btf_endian()
30 ASSERT_EQ(btf__endianness(btf), endian, "endian"); in test_btf_endian()
32 ASSERT_EQ(btf__endianness(btf), swap_endian, "endian"); in test_btf_endian()
44 ASSERT_EQ(btf__endianness(swap_btf), swap_endian, "endian"); in test_btf_endian()
60 btf__set_endianness(swap_btf, endian); in test_btf_endian()
87 ASSERT_EQ(btf__endianness(swap_btf), swap_endian, "endian"); in test_btf_endian()
/linux/drivers/crypto/marvell/octeontx/
H A Dotx_cpt_hw_types.h167 * stored in memory as little-endian unless CPT()_PF_Q()_CTL[INST_BE] is set.
214 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
218 #else /* Word 0 - Little Endian */
224 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 2 - Big Endian */
229 #else /* Word 2 - Little Endian */
251 * This structure is stored in memory as little-endian unless
271 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
276 #else /* Word 0 - Little Endian */
300 #if defined(__BIG_ENDIAN_BITFIELD) /* Word 0 - Big Endian */
303 #else /* Word 0 - Little Endian */
[all …]
/linux/arch/arm/include/asm/
H A Dbitops.h6 * Big endian support: Copyright 2001, Nicolas Pitre
34 * First, the atomic bitops. These use native endian.
126 * A note about Endian-ness.
129 * When the ARM is put into big endian mode via CR15, the processor
138 * value irrespective of the endian mode bit.
141 * "Big Endian" mode. ARM Application Note 61 is applicable, and is
144 * The following assumes that the data bus connectivity for big endian
151 * Native endian assembly bitops. nr = 0 -> word 0 bit 0.
161 * Little endian assembly bitops. nr = 0 -> byte 0 bit 0.
170 * Big endian assembly bitops. nr = 0 -> byte 3 bit 0.
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dsm501fb.txt19 - little-endian: available on big endian systems, to
20 set different foreign endian.
21 - big-endian: available on little endian systems, to
22 set different foreign endian.
/linux/include/misc/
H A Docxl.h52 OCXL_BIG_ENDIAN = 0, /**< AFU data is big-endian */
53 OCXL_LITTLE_ENDIAN = 1, /**< AFU data is little-endian */
235 * @endian: the endianness that the MMIO data is in
241 enum ocxl_endian endian, u32 *val);
247 * @endian: the endianness that the MMIO data is in
253 enum ocxl_endian endian, u64 *val);
259 * @endian: the endianness that the MMIO data is in
265 enum ocxl_endian endian, u32 val);
271 * @endian: the endianness that the MMIO data is in
277 enum ocxl_endian endian, u64 val);
[all …]
/linux/drivers/usb/host/
H A Dehci-fsl.h22 #define USBMODE_ES (1 << 2) /* (Big) Endian Select */
31 #define FSL_SOC_USB_SNOOP1 0x400 /* NOTE: big-endian */
32 #define FSL_SOC_USB_SNOOP2 0x404 /* NOTE: big-endian */
33 #define FSL_SOC_USB_AGECNTTHRSH 0x408 /* NOTE: big-endian */
34 #define FSL_SOC_USB_PRICTRL 0x40c /* NOTE: big-endian */
35 #define FSL_SOC_USB_SICTRL 0x410 /* NOTE: big-endian */
36 #define FSL_SOC_USB_CTRL 0x500 /* NOTE: big-endian */
/linux/tools/testing/selftests/rseq/
H A Drseq-arm.h9 * - ARM little endian
23 * little endian:
27 * - ARMv6+ big endian (BE8):
29 * ARMv6+ -mbig-endian generates mixed endianness code vs data: little-endian
30 * code and big-endian data. The data value of the signature needs to have its
44 * - Prior to ARMv6 big endian (BE32):
46 * Prior to ARMv6, -mbig-endian generates big-endian code and data
52 * data (not a trap instruction) prior to ARMv6 on big endian. This is
/linux/Documentation/devicetree/bindings/usb/
H A Dgeneric-ehci.yaml111 big-endian:
114 Set this flag for HCDs with big endian descriptors and big
115 endian registers.
117 big-endian-desc:
120 Set this flag for HCDs with big endian descriptors.
122 big-endian-regs:
125 Set this flag for HCDs with big endian registers.
173 big-endian;
H A Dgeneric-ohci.yaml84 big-endian:
87 Set this flag for HCDs with big endian descriptors and big
88 endian registers.
90 big-endian-desc:
93 Set this flag for HCDs with big endian descriptors.
95 big-endian-regs:
98 Set this flag for HCDs with big endian registers.
/linux/include/uapi/linux/
H A Dvirtio_pcidev.h14 * the @data field should be filled in by the device (in little endian).
16 * the @data field contains the data to write (in little endian).
18 * the @data field should be filled in by the device (in little endian).
20 * the @data field contains the data to write (in little endian).
53 * Note: the fields are all in native (CPU) endian, however, the
54 * @data values will often be in little endian (see the ops above.)
/linux/include/crypto/
H A Dgf128mul.h73 * in every byte in little-endian order and the bytes themselves also in
74 * little endian order. I will call this lle (little-little-endian).
81 * bytes also. This is bbe (big-big-endian). Now the buffer above
86 * Both of the above formats are easy to implement on big-endian
90 * format (bits are stored in big endian order and the bytes in little
91 * endian). The above buffer represents X^7 in this case and the
101 * Let's look at the bbe and ble format on a little endian machine.
103 * bbe on a little endian machine u32 x[4]:
113 * ble on a little endian machine
124 * ble (and lbe also) are easier to implement on a little-endian
[all …]
/linux/drivers/media/dvb-frontends/
H A Datbm8830_priv.h39 #define REG_CARRIER_OFFSET 0x0827 /* 0x0827-0x0829 little endian */
42 #define REG_IF_FREQ 0x0A00 /* 0x0A00-0x0A02 little endian */
43 #define REG_OSC_CLK 0x0A03 /* 0x0A03-0x0A05 little endian */
54 #define REG_AGC_TARGET 0x1003 /* 0x1003-0x1005 little endian */
58 #define REG_AGC_PWM_VAL 0x1028 /* 0x1028-0x1029 little endian */
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls208xa.dtsi272 little-endian;
286 little-endian;
356 little-endian;
521 little-endian;
528 little-endian;
540 little-endian;
552 little-endian;
565 little-endian;
578 little-endian;
591 little-endian;
[all …]

12345678910>>...64