Home
last modified time | relevance | path

Searched full:eight (Results 1 – 25 of 205) sorted by relevance

123456789

/linux/arch/arm/include/asm/
H A Ducontext.h26 /* Last for extensibility. Eight byte aligned because some
27 coprocessors require eight byte alignment. */
36 * these should be a multiple of eight bytes and aligned to eight
/linux/Documentation/arch/mips/
H A Dingenic-tcu.rst8 hardware block. It features up to eight channels, that can be used as
12 have eight channels.
35 - On the oldest SoCs (up to JZ4740), all of the eight channels operate in
49 channels 0-4 and (if eight channels) 6-7 all share one interrupt line;
/linux/drivers/media/cec/usb/pulse8/
H A DKconfig3 tristate "Pulse Eight HDMI CEC"
10 This is a cec driver for the Pulse Eight HDMI CEC device.
/linux/Documentation/hwmon/
H A Daquacomputer_d5next.rst30 The Aquaero devices expose eight physical, eight virtual and four calculated
36 and current, as well as coolant temperature and eight virtual temp sensors. Also
49 as well as eight PWM controllable fans, along with their speed (in RPM), power, voltage
H A Dltc2991.rst28 Through the I2C serial interface, the eight monitors can individually measure
H A Dtmp464.rst34 sensors. TMP468 provides one local and eight remote sensors.
H A Dlm93.rst172 combination of eight control sources. The final PWM is the largest of all
175 The eight control sources are: temp1-temp4 (aka "zones" in the datasheet),
280 All eight GPIOs are read by reading the bitmask in the sysfs file gpio. The
/linux/include/linux/platform_data/
H A Dmax3421-hcd.h14 * MAX3421E GPIO pins. The chip has eight GP inputs and eight GP outputs.
/linux/Documentation/ABI/stable/
H A Dsysfs-driver-ib_srp10 * id_ext, a 16-digit hexadecimal number specifying the eight
14 * ioc_guid, a 16-digit hexadecimal number specifying the eight
125 Description: Eight-byte identifier extension portion of the 16-byte target
132 Description: Eight-byte I/O controller GUID portion of the 16-byte target
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dsamsung,exynos4210-combiner.yaml18 The interrupt combiner controller consists of multiple combiners. Up to eight
20 combined interrupt for its eight interrupt sources. The combined interrupt is
H A Dloongson,htvec.yaml26 description: Eight parent interrupts that receive chained interrupts.
/linux/Documentation/admin-guide/perf/
H A Dalibaba_pmu.rst12 Yitian 710 employs eight DDR5/4 channels, four on each die. Each DDR5 channel
31 to count the total access number of either the eight bank groups in a
/linux/Documentation/admin-guide/
H A Dunicode.rst16 both the eight-bit character sets and UTF-8 mode are changed to use
19 This changes the semantics of the eight-bit character tables subtly.
164 U+F8F8 KLINGON DIGIT EIGHT
/linux/drivers/rtc/
H A Drtc-tegra.c20 /* Set to 1 = busy every eight 32 kHz clocks during copy of sec+msec to AHB. */
58 * eight 32 kHz clocks (~250 us). Outside of these updates the CPU is free to
73 * AHB side) occurs every eight 32 kHz clocks (~250 us). The behavior of this
/linux/include/crypto/
H A Dtwofish.h14 * S-boxes composed with the MDS matrix; w contains the eight "whitening"
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dfsl,qe-si.yaml13 The SI manages the routing of eight TDM lines to the QE block serial drivers,
/linux/include/linux/mfd/
H A Dntxec.h24 * big-endian, but others only have eight significant bits, which are in the
/linux/Documentation/devicetree/bindings/watchdog/
H A Dcnxt,cx92755-wdt.yaml11 "Agent Communication" block. This block includes the eight programmable system
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dnuvoton,npcm750-adc.yaml14 both have eight channel inputs.
/linux/Documentation/devicetree/bindings/perf/
H A Dmarvell-cn10k-tad.yaml15 performance of last-level cache. Each tad pmu supports up to eight
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-light-lm3533-als32 These thresholds correspond to the eight zone-boundary
/linux/Documentation/driver-api/nfc/
H A Dnfc-pn544.rst26 HCI messages consist of an eight bit header and the message body. The
/linux/include/linux/
H A Dasn1_ber_bytecode.h66 /* The following eight have bit 0 -> SET, 1 -> OF, 2 -> ACT */
/linux/Documentation/devicetree/bindings/net/
H A Dmdio-mux-mmioreg.yaml35 description: Contains an eight-bit mask that specifies which bits in the
/linux/Documentation/devicetree/bindings/mailbox/
H A Daxiado,ax3005-mailbox.yaml36 One interrupt per RX channel. The hardware exposes eight RX interrupt

123456789