| /linux/drivers/iommu/amd/ |
| H A D | nested.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #define dev_fmt(fmt) "AMD-Vi: " fmt 22 * Validate guest DTE to make sure that configuration for host (v1) 27 u32 gpt_level = FIELD_GET(DTE_GPT_LEVEL_MASK, gdte->dte[2]); in validate_gdte_nested() 29 /* Must be zero: Mode, Host-TPR */ in validate_gdte_nested() 30 if (FIELD_GET(DTE_MODE_MASK, gdte->dte[0]) != 0 || in validate_gdte_nested() 31 FIELD_GET(DTE_HOST_TRP, gdte->dte[0]) != 0) in validate_gdte_nested() 32 return -EINVAL; in validate_gdte_nested() 34 /* GCR3 TRP must be non-zero if V, GV is set */ in validate_gdte_nested() 35 if (FIELD_GET(DTE_FLAG_V, gdte->dte[0]) == 1 && in validate_gdte_nested() [all …]
|
| H A D | iommu.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc. 8 #define pr_fmt(fmt) "AMD-Vi: " fmt 14 #include <linux/pci-ats.h> 20 #include <linux/dma-map-ops.h> 21 #include <linux/dma-direct.h> 23 #include <linux/iommu-helper.h> 25 #include <linux/amd-iommu.h> 29 #include <linux/irqchip/irq-msi-lib.h> 48 #include "../iommu-pages.h" [all …]
|
| H A D | amd_iommu_types.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc. 126 * The current driver only support 16-bit PASID. 127 * Currently, hardware only implement upto 16-bit PASID 322 /* Special mode where page-sizes are limited to 4 KiB */ 328 /* Bit value definition for dte irq remapping fields*/ 358 * Bit value definition for DTE fields 385 /* DTE[128:179] | DTE[184:191] */ 428 /* global flag if IOMMUs cache non-present entries */ 444 /* IVRS indicates that pre-boot remapping was enabled */ [all …]
|
| H A D | init.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc. 8 #define pr_fmt(fmt) "AMD-Vi: " fmt 19 #include <linux/amd-iommu.h> 24 #include <asm/pci-direct.h> 38 #include "../iommu-pages.h" 190 /* IOMMUs have a non-present cache? */ 237 return (iommu->flags & AMD_IOMMU_FLAG_TRANS_PRE_ENABLED); in translation_pre_enabled() 242 iommu->flags &= ~AMD_IOMMU_FLAG_TRANS_PRE_ENABLED; in clear_translation_pre_enabled() 249 ctrl = readq(iommu->mmio_base + MMIO_CONTROL_OFFSET); in init_translation_status() [all …]
|
| H A D | amd_iommu.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2009-2010 Advanced Micro Devices, Inc. 42 int amd_iommu_reenable(int mode); 109 return (pdev->vendor == PCI_VENDOR_ID_ATI) && in is_rd890_iommu() 110 (pdev->device == PCI_DEVICE_ID_RD890_IOMMU); in is_rd890_iommu() 147 int seg = pci_domain_nr(pdev->bus); in get_pci_sbdf_id() 167 return iommu_get_iommu_dev(dev_data->dev, struct amd_iommu, iommu); in get_amd_iommu_from_dev_data() 191 u64 *root, int mode); 207 struct amd_iommu *iommu = get_amd_iommu_from_dev(dev_data->dev); in amd_iommu_make_clear_dte() 209 /* All existing DTE must have V bit set */ in amd_iommu_make_clear_dte() [all …]
|
| /linux/Documentation/devicetree/bindings/serial/ |
| H A D | fsl-imx-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/fsl-imx-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Fabio Estevam <festevam@gmail.com> 15 - const: fsl,imx1-uart 16 - const: fsl,imx21-uart 17 - items: 18 - enum: 19 - fsl,imx25-uart [all …]
|
| /linux/drivers/i2c/busses/ |
| H A D | i2c-sh_mobile.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2014-19 Wolfram Sang <wsa@sang-engineering.com> 8 * Portions of the code based on out-of-tree driver i2c-sh7343.c 15 #include <linux/dma-mapping.h> 33 /* IRQ: DTE WAIT */ 40 /* IRQ: DTE WAIT WAIT */ 41 /* ICIC: -DTE */ 47 /* IRQ: DTE WAIT WAIT WAIT */ 48 /* ICIC: -DTE */ 52 /* 3 bytes or more, +---------+ gets repeated */ [all …]
|
| /linux/include/uapi/linux/ |
| H A D | atmsap.h | 1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 2 /* atmsap.h - ATM Service Access Point addressing definitions */ 4 /* Written 1995-1999 by Werner Almesberger, EPFL LRC/ICA */ 24 #define ATM_L2_ISO1745 0x01 /* Basic mode ISO 1745 */ 25 #define ATM_L2_Q291 0x02 /* ITU-T Q.291 (Rec. I.441) */ 26 #define ATM_L2_X25_LL 0x06 /* ITU-T X.25, link layer */ 27 #define ATM_L2_X25_ML 0x07 /* ITU-T X.25, multilink */ 28 #define ATM_L2_LAPB 0x08 /* Extended LAPB, half-duplex (Rec. T.71) */ 33 #define ATM_L2_X75 0x0d /* ITU-T X.75, SLP */ 34 #define ATM_L2_Q922 0x0e /* ITU-T Q.922 */ [all …]
|
| /linux/drivers/net/wan/ |
| H A D | wanxl.c | 1 // SPDX-License-Identifier: GPL-2.0-only 9 * - Only DTE (external clock) support with NRZ and NRZI encodings 10 * - wanXL100 will require minor driver modifications, no access to hw 29 #include <linux/dma-mapping.h> 42 /* MAILBOX #1 - PUTS COMMANDS */ 45 #define MBX1_CMD_BSWAP 0x8C000001 /* little-endian Byte Swap Mode */ 47 #define MBX1_CMD_BSWAP 0x8C000000 /* big-endian Byte Swap Mode */ 50 /* MAILBOX #2 - DRAM SIZE */ 57 int node; /* physical port #0 - 3 */ 78 struct port ports[]; /* 1 - 4 port structures follow */ [all …]
|
| H A D | hdlc_fr.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * Copyright (C) 1999 - 2006 Krzysztof Halasa <khc@pm.waw.pl> 11 DCE mode: 13 (exist,new) -> 0,0 when "PVC create" or if "link unreliable" 14 0,x -> 1,1 if "link reliable" when sending FULL STATUS 15 1,1 -> 1,0 if received FULL STATUS ACK 17 (active) -> 0 when "ifconfig PVC down" or "link unreliable" or "PVC create" 18 -> 1 when "PVC up" and (exist,new) = 1,0 20 DTE mode: 27 CCITT LMI: ITU-T Q.933 Annex A [all …]
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx6ull-colibri.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2018-2022 Toradex 16 compatible = "pwm-backlight"; 17 brightness-levels = <0 4 8 16 32 64 128 255>; 18 default-brightness-level = <6>; 19 enable-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>; 20 pinctrl-names = "default"; 21 pinctrl-0 = <&pinctrl_gpio_bl_on>; 22 power-supply = <®_3v3>; 28 compatible = "gpio-usb-b-connector", "usb-b-connector"; [all …]
|
| H A D | imx6qdl-colibri.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 * Copyright 2014-2022 Toradex 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pwm/pwm.h> 17 /delete-property/ mmc2; 18 /delete-property/ mmc3; 22 compatible = "pwm-backlight"; 23 brightness-levels = <0 45 63 88 119 158 203 255>; 24 default-brightness-level = <4>; 25 enable-gpios = <&gpio3 26 GPIO_ACTIVE_HIGH>; /* Colibri BL_ON */ [all …]
|
| H A D | imx7-colibri.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2016-2022 Toradex 6 #include <dt-bindings/pwm/pwm.h> 15 brightness-levels = <0 45 63 88 119 158 203 255>; 16 compatible = "pwm-backlight"; 17 default-brightness-level = <4>; 18 enable-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>; 19 pinctrl-names = "default"; 20 pinctrl-0 = <&pinctrl_gpio_bl_on>; 21 power-supply = <®_module_3v3>; [all …]
|
| H A D | imx53-cx9020.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * based on imx53-qsb.dts 7 /dts-v1/; 15 stdout-path = &uart2; 24 display-0 { 25 #address-cells = <1>; 26 #size-cells = <0>; 27 compatible = "fsl,imx-parallel-display"; 28 interface-pix-fmt = "rgb24"; 29 pinctrl-names = "default"; [all …]
|
| H A D | imx7d-meerkat96.dts | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 /dts-v1/; 12 compatible = "novtech,imx7d-meerkat96", "fsl,imx7d"; 15 stdout-path = &uart6; 23 reg_wlreg_on: regulator-wlreg-on { 24 compatible = "regulator-fixed"; 25 pinctrl-names = "default"; 26 pinctrl-0 = <&pinctrl_wlreg_on>; 27 regulator-name = "wlreg_on"; 28 regulator-min-microvolt = <3300000>; [all …]
|
| /linux/Documentation/networking/ |
| H A D | generic-hdlc.rst | 1 .. SPDX-License-Identifier: GPL-2.0 14 - Normal (routed) and Ethernet-bridged (Ethernet device emulation) 16 - ARP support (no InARP support in the kernel - there is an 17 experimental InARP user-space daemon available on: 20 2. raw HDLC - either IP (IPv4) interface or Ethernet device emulation 25 Generic HDLC is a protocol driver only - it needs a low-level driver 28 Ethernet device emulation (using HDLC or Frame-Relay PVC) is compatible 40 gcc -O2 -Wall -o sethdlc sethdlc.c 44 Use sethdlc to set physical interface, clock rate, HDLC mode used, 59 In Frame Relay mode, ifconfig master hdlc device up (without assigning [all …]
|
| H A D | lapb-module.rst | 1 .. SPDX-License-Identifier: GPL-2.0 11 Changed (Henner Eisen, 2000-10-29): int return value for data_indication() 25 ---------- 37 ----------------------------- 59 ------------------------ 74 unsigned int mode; 84 The mode variable is a bit field used for setting (at present) three values. 92 2 DTE/DCE operation (0=LAPB_DTE 1=LAPB_DCE) 93 3-31 Reserved, must be 0. 99 LAPB are different to indicate the mode of operation, the default is Single [all …]
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | nvidia,tegra20-pinmux.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra20-pinmux.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 15 const: nvidia,tegra20-pinmux 19 - description: tri-state registers 20 - description: mux register 21 - description: pull-up/down registers [all …]
|
| /linux/arch/arm/boot/dts/nvidia/ |
| H A D | tegra20-trimslice.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/leds/common.h> 7 #include "tegra20-cpu-opp.dtsi" 20 stdout-path = "serial0:115200n8"; 31 vdd-supply = <&hdmi_vdd_reg>; 32 pll-supply = <&hdmi_pll_reg>; 34 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 35 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) [all …]
|
| H A D | tegra20-tamonten.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 15 stdout-path = "serial0:115200n8"; 24 vdd-supply = <&hdmi_vdd_reg>; 25 pll-supply = <&hdmi_pll_reg>; 27 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 28 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 34 pinctrl-names = "default"; 35 pinctrl-0 = <&state_default>; 92 nvidia,pins = "dtb", "dtc", "dte"; 206 "dtc", "dte", "gpu", "sdio1", [all …]
|
| H A D | tegra20-ventana.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/thermal/thermal.h> 7 #include "tegra20-cpu-opp.dtsi" 8 #include "tegra20-cpu-opp-microvolt.dtsi" 21 stdout-path = "serial0:115200n8"; 40 vdd-supply = <&hdmi_vdd_reg>; 41 pll-supply = <&hdmi_pll_reg>; 43 nvidia,ddc-i2c-bus = <&hdmi_ddc>; [all …]
|
| H A D | tegra20-colibri.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 22 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 23 nvidia,hpd-gpio = 25 pll-supply = <®_1v8_avdd_hdmi_pll>; 26 vdd-supply = <®_3v3_avdd_hdmi>; 31 lan-reset-n-hog { 32 gpio-hog; 34 output-high; 35 line-name = "LAN_RESET#"; 38 /* Tri-stating GMI_WR_N on SODIMM pin 99 nPWE */ [all …]
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | imx8mp-phycore-fpsc.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 6 #include <dt-bindings/net/ti-dp83867.h> 10 compatible = "phytec,imx8mp-phycore-fpsc", "fsl,imx8mp"; 11 model = "PHYTEC phyCORE-i.MX8MP FPSC"; 23 reg_usdhc2_vmmc: regulator-usdhc2 { 24 compatible = "regulator-fixed"; 25 off-on-delay-us = <12000>; 26 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; 27 pinctrl-names = "default"; 28 regulator-max-microvolt = <3300000>; [all …]
|
| /linux/rust/kernel/net/phy/ |
| H A D | reg.rs | 1 // SPDX-License-Identifier: GPL-2.0 45 fn read(&self, dev: &mut Device) -> Result<u16>; in read() 48 fn write(&self, dev: &mut Device, val: u16) -> Result; in write() 51 fn read_status(dev: &mut Device) -> Result<u16>; in read_status() 59 /// Basic mode control. 61 /// Basic mode status. 67 /// Auto-negotiation advertisement. 69 /// Auto-negotiation link partner base page ability. 71 /// Auto-negotiation expansion. 73 /// Auto-negotiation next page transmit. [all …]
|
| /linux/drivers/ata/ |
| H A D | pata_rdc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * pata_rdc - Driver for later RDC PATA controllers 6 * INCITS 370-2004 (1510D): ATA Host Adapter Standards 30 * rdc_pata_cable_detect - Probe host controller cable detect info 42 struct rdc_host_priv *hpriv = ap->host->private_data; in rdc_pata_cable_detect() 46 mask = 0x30 << (2 * ap->port_no); in rdc_pata_cable_detect() 47 if ((hpriv->saved_iocfg & mask) == 0) in rdc_pata_cable_detect() 53 * rdc_pata_prereset - prereset for PATA host controller 62 struct ata_port *ap = link->ap; in rdc_pata_prereset() 63 struct pci_dev *pdev = to_pci_dev(ap->host->dev); in rdc_pata_prereset() [all …]
|