| /linux/Documentation/devicetree/bindings/iio/accel/ | 
| H A D | lis302.txt | 8  - compatible: 		should be set to "st,lis3lv02d-spi"9  - reg:			the chipselect index
 10  - spi-max-frequency:	maximal bus speed, should be set to 1000000 unless
 12  - interrupts:		the interrupt generated by the device
 15  - compatible:		should be set to "st,lis3lv02d"
 16  - reg:			i2c slave address
 17  - Vdd-supply:		The input supply for Vdd
 18  - Vdd_IO-supply:	The input supply for Vdd_IO
 23  - st,click-single-{x,y,z}:	if present, tells the device to issue an
 26  - st,click-double-{x,y,z}:	if present, tells the device to issue an
 [all …]
 
 | 
| /linux/drivers/net/ethernet/chelsio/cxgb/ | 
| H A D | pm3393.c | 1 // SPDX-License-Identifier: GPL-2.0-only8  *  PMC/SIERRA (pm3393) MAC-PHY functionality.                               *
 14  * Copyright (c) 2003 - 2005 Chelsio Communications, Inc.                    *
 87 	t1_tpi_read(cmac->adapter, OFFSET(reg), data32);  in pmread()
 93 	t1_tpi_write(cmac->adapter, OFFSET(reg), data32);  in pmwrite()
 115 	/* PM3393 - Enabling all hardware block interrupts.  in pm3393_interrupt_enable()
 138 	/* PM3393 - Global interrupt enable  in pm3393_interrupt_enable()
 140 	/* TBD XXX Disable for now until we figure out why error interrupts keep asserting. */  in pm3393_interrupt_enable()
 144 	/* TERMINATOR - PL_INTERRUPTS_EXT */  in pm3393_interrupt_enable()
 145 	pl_intr = readl(cmac->adapter->regs + A_PL_ENABLE);  in pm3393_interrupt_enable()
 [all …]
 
 | 
| H A D | vsc7326_reg.h | 1 /* SPDX-License-Identifier: GPL-2.0 */8  * Straight off the data sheet, VMDS-10038 Rev 2.0 and
 9  * PD0011-01-14-Meigs-II 2002-12-12
 26 #define REG_PLL_CLK_SPEED	CRA(0x7,0xf,0x19)	/* Clock Speed Selection */
 55 #define   BIST_COMMAND		0x01			/* BIST enable/disable */
 58 #define   BIST_ERR_CNT_MSB	0x04			/* BIST error count hi 8b */
 60 #define   BIST_ERR_SEL_MSB	0x06			/* BIST error select hi 8b */
 65 #define   BIST_ERR_ADR3		0x0b			/* BIST error address hi 8b */
 69  *   fn = FIFO number, 0-9
 84  *   bn = bucket number 0-10 (yes, 11 buckets)
 [all …]
 
 | 
| /linux/drivers/net/ethernet/ti/icssg/ | 
| H A D | icssg_switch_map.h | 1 /* SPDX-License-Identifier: GPL-2.0 */4  * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
 49 /* VLAN-FID Table offset. 4096 VIDs. 2B per VID = 8KB = 0x2000 */
 52 /* VLAN-FID Table offset for EMAC  */
 88 /* IEP count hi roll over count */
 91 /* IEP count hi sw counter */
 112 /* pktTxDelay for P1 = link speed dependent p1 mac delay + p1 phy delay */
 115 /* pktTxDelay for P2 = link speed dependent p2 mac delay + p2 phy delay */
 173  * cut-through/S&F.
 180 /* Used to notify the FW of the current link speed */
 [all …]
 
 | 
| /linux/drivers/usb/dwc2/ | 
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.010 	  Say Y here if your system has a Dual Role Hi-Speed USB
 18 	  dwc2_platform.ko. For all modes(host, gadget and dual-role), there
 33 	  The Designware USB2.0 high-speed host controller
 35 	  driver to operate in Host-only mode.
 37 comment "Gadget/Dual-role mode requires USB Gadget support to be enabled"
 43 	  The Designware USB2.0 high-speed gadget controller
 45 	  driver to operate in Peripheral-only mode. This option requires
 52 	  Select this option if you want the driver to work in a dual-role
 54 	  the role will be determined by the cable that gets plugged-in. This
 [all …]
 
 | 
| /linux/Documentation/usb/ | 
| H A D | iuu_phoenix.rst | 5 Hi all,10 bring a ttyUSB[0-x] interface. This driver must be
 23 How to tune the reader speed?
 50 -  clockmode will provide 3 different base settings commonly adopted by
 57 -  boost provide a way to overclock the reader ( my favorite :-)  )
 64    the speed to a score 10 to 20% better than the simple clockmode=3 !!!
 67 -  cdmode permit to setup the signal used to inform the userland ( ioctl answer )
 70 -  xmas is completely useless except for your eyes. This is one of my friend who was
 75 -  debug will produce a lot of debugging messages...
 82  is an abstraction, so use any speed or parity setting will
 [all …]
 
 | 
| /linux/drivers/net/ethernet/atheros/atlx/ | 
| H A D | atl1.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later3  * Copyright(c) 2005 - 2006 Attansic Corporation. All rights reserved.
 4  * Copyright(c) 2006 - 2007 Chris Snook <csnook@redhat.com>
 5  * Copyright(c) 2006 - 2008 Jay Cliburn <jcliburn@gmail.com>
 8  * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
 20  * Fix abstruse irq enable/disable condition described here:
 21  *	http://marc.theaimsgroup.com/?l=linux-netdev&m=116398508500553&w=2
 37 #include <linux/dma-mapping.h>
 84 #define OPTION_UNSET    -1
 93  * Valid Range: 10-65535
 [all …]
 
 | 
| /linux/arch/mips/cavium-octeon/executive/ | 
| H A D | cvmx-helper-rgmii.c | 7  * Copyright (C) 2003-2018 Cavium, Inc.14  * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 21  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 34 #include <asm/octeon/cvmx-config.h>
 36 #include <asm/octeon/cvmx-pko.h>
 37 #include <asm/octeon/cvmx-helper.h>
 38 #include <asm/octeon/cvmx-helper-board.h>
 40 #include <asm/octeon/cvmx-npi-defs.h>
 41 #include <asm/octeon/cvmx-gmxx-defs.h>
 42 #include <asm/octeon/cvmx-asxx-defs.h>
 [all …]
 
 | 
| /linux/drivers/net/ethernet/intel/igb/ | 
| H A D | igb_ptp.c | 1 // SPDX-License-Identifier: GPL-2.0+38  *        +--------------+   +---+---+------+
 40  *        +--------------+   +---+---+------+
 43  *        +----------+---+   +--------------+
 45  *        +----------+---+   +--------------+
 50  *   2^45 * 10^-9 / 3600 = 9.77 hours.
 53  *   2^40 * 10^-9 /  60  = 18.3 minutes.
 67 #define INCVALUE_82576_MASK		GENMASK(E1000_TIMINCA_16NS_SHIFT - 1, 0)
 79 	struct e1000_hw *hw = &igb->hw;  in igb_ptp_read_82576()
 81 	u32 lo, hi;  in igb_ptp_read_82576()  local
 [all …]
 
 | 
| /linux/drivers/net/dsa/qca/ | 
| H A D | qca8k-8xxx.c | 1 // SPDX-License-Identifier: GPL-2.04  * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
 47 	ret = bus->write(bus, phy_id, regnum, lo);  in qca8k_mii_write_lo()
 49 		dev_err_ratelimited(&bus->dev,  in qca8k_mii_write_lo()
 59 	u16 hi;  in qca8k_mii_write_hi()  local
 61 	hi = (u16)(val >> 16);  in qca8k_mii_write_hi()
 62 	ret = bus->write(bus, phy_id, regnum, hi);  in qca8k_mii_write_hi()
 64 		dev_err_ratelimited(&bus->dev,  in qca8k_mii_write_hi()
 65 				    "failed to write qca8k 32bit hi register\n");  in qca8k_mii_write_hi()
 75 	ret = bus->read(bus, phy_id, regnum);  in qca8k_mii_read_lo()
 [all …]
 
 | 
| /linux/drivers/net/ethernet/intel/ice/ | 
| H A D | ice_ptp_hw.c | 1 // SPDX-License-Identifier: GPL-2.024 	{ "CVL-SDP22",	  ZL_REF0P, DPLL_PIN_TYPE_INT_OSCILLATOR,
 26 	{ "CVL-SDP20",	  ZL_REF0N, DPLL_PIN_TYPE_INT_OSCILLATOR,
 28 	{ "C827_0-RCLKA", ZL_REF1P, DPLL_PIN_TYPE_MUX, 0, },
 29 	{ "C827_0-RCLKB", ZL_REF1N, DPLL_PIN_TYPE_MUX, 0, },
 34 	{ "GNSS-1PPS",	  ZL_REF4P, DPLL_PIN_TYPE_GNSS,
 39 	{ "CVL-SDP22",	  ZL_REF0P, DPLL_PIN_TYPE_INT_OSCILLATOR,
 41 	{ "CVL-SDP20",	  ZL_REF0N, DPLL_PIN_TYPE_INT_OSCILLATOR,
 43 	{ "C827_0-RCLKA", ZL_REF1P, DPLL_PIN_TYPE_MUX, },
 44 	{ "C827_0-RCLKB", ZL_REF1N, DPLL_PIN_TYPE_MUX, },
 [all …]
 
 | 
| /linux/Documentation/driver-api/usb/ | 
| H A D | power-management.rst | 1 .. _usb-power-management:7 :Date: Last-updated: February 2014
 11 	---------
 17 	* Changing the default idle-delay time
 31 -------------------------
 35 component is ``suspended`` it is in a nonfunctional low-power state; it
 37 ``resumed`` (returned to a functional full-power state) when the kernel
 67 ----------------------
 85 --------------------------
 101 -------------------
 [all …]
 
 | 
| /linux/include/linux/usb/ | 
| H A D | r8a66597.h | 1 // SPDX-License-Identifier: GPL-2.0124 #define	XTAL		0xC000	/* b15-14: Crystal selection */
 133 #define	HSE		0x0080	/* b7: Hi-speed enable */
 135 #define	DRPD		0x0020	/* b5: D+/- pull down control */
 140 #define	OVCBIT		0x8000	/* b15-14: Over-current bit */
 141 #define	OVCMON		0xC000	/* b15-14: Over-current monitor */
 143 #define	IDMON		0x0004	/* b3: ID-pin monitor */
 144 #define	LNST		0x0003	/* b1-0: D+, D- line status */
 146 #define	  FS_KSTS	 0x0002	  /* Full-Speed K State */
 147 #define	  FS_JSTS	 0x0001	  /* Full-Speed J State */
 [all …]
 
 | 
| /linux/drivers/usb/gadget/udc/ | 
| H A D | m66592-udc.h | 1 // SPDX-License-Identifier: GPL-2.05  * Copyright (C) 2006-2007 Renesas Solutions Corp.
 17 #define M66592_XTAL		0xC000	/* b15-14: Crystal selection */
 26 #define M66592_HSE		0x0080	/* b7: Hi-speed enable */
 28 #define M66592_DMRPD		0x0020	/* b5: D- pull down control */
 30 #define M66592_FSRPC		0x0004	/* b2: Full-speed receiver enable */
 35 #define M66592_LNST		0x0003	/* b1-0: D+, D- line status */
 47 #define M66592_RHST		0x0003	/* b1-0: Reset handshake status */
 48 #define   M66592_HSMODE		 0x0003		/* Hi-Speed mode */
 49 #define   M66592_FSMODE		 0x0002		/* Full-Speed mode */
 [all …]
 
 | 
| /linux/drivers/net/ethernet/intel/i40e/ | 
| H A D | i40e_ptp.c | 1 // SPDX-License-Identifier: GPL-2.02 /* Copyright(c) 2013 - 2018 Intel Corporation. */
 5 #include <linux/posix-clock.h>
 15  * Much like the 82599, the update period is dependent upon the link speed:
 39 	CANT_DO_PINS = -1,
 52 	end = -2,
 66 	led_end = -2,
 145  * i40e_ptp_extts0_work - workqueue task function
 154 	struct i40e_hw *hw = &pf->hw;  in i40e_ptp_extts0_work()
 156 	u32 hi, lo;  in i40e_ptp_extts0_work()  local
 [all …]
 
 | 
| /linux/drivers/net/dsa/ | 
| H A D | rzn1_a5psw.c | 1 // SPDX-License-Identifier: GPL-2.0-only3  * Copyright (C) 2022 Schneider-Electric
 73 	writel(value, a5psw->base + offset);  in a5psw_reg_writel()
 78 	return readl(a5psw->base + offset);  in a5psw_reg_readl()
 85 	spin_lock(&a5psw->reg_lock);  in a5psw_reg_rmw()
 92 	spin_unlock(&a5psw->reg_lock);  in a5psw_reg_rmw()
 156 	ret = readl_poll_timeout(a5psw->base + A5PSW_LK_ADDR_CTRL, *ctrl,  in a5psw_lk_execute_ctrl()
 160 		dev_err(a5psw->dev, "LK_CTRL timeout waiting for BUSY bit\n");  in a5psw_lk_execute_ctrl()
 169 	mutex_lock(&a5psw->lk_lock);  in a5psw_port_fdb_flush()
 171 	mutex_unlock(&a5psw->lk_lock);  in a5psw_port_fdb_flush()
 [all …]
 
 | 
| /linux/arch/sparc/kernel/ | 
| H A D | wof.S | 1 /* SPDX-License-Identifier: GPL-2.0 */49 	/* On a 7-window Sparc the boot code patches spnwin_*
 66 	/* Datum current_thread_info->uwinmask contains at all times a bitmask
 82 	 * newwim = ((%wim>>1) | (%wim<<(nwindows - 1)));
 205 	 * c-code to gun down the process.
 212 	/* Oh well, throw this one window into the per-task window
 237 #define STACK_OFFSET (THREAD_SIZE - TRACEREG_SZ - STACKFRAME_SZ)
 239 	sethi	%hi(STACK_OFFSET), %sp
 248 	sethi	%hi(STACK_OFFSET), %g6
 252 	/* Turn on traps and call c-code to deal with it. */
 [all …]
 
 | 
| /linux/drivers/net/ethernet/3com/ | 
| H A D | typhoon.c | 3 	Written 2002-2004 by David Dillow <dave@thedillows.org>4 	Based on code written 1998-2000 by Donald Becker <becker@scyld.com> and
 21 	number Y1-LM-2015-01.
 29 	*) Waiting for a command response takes 8ms due to non-preemptable
 41 		http://oss.sgi.com/cgi-bin/mesg.cgi?a=netdev&i=20031215152211.7003fe8e.rddunlap%40osdl.org
 44 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
 56 /* end user-configurable values */
 58 /* Maximum number of multicast addresses to filter (vs. rx-all-multicast).
 68  * There are no ill effects from too-large receive rings.
 70  * We don't currently use the Hi Tx ring so, don't make it very big.
 [all …]
 
 | 
| /linux/drivers/net/ethernet/marvell/ | 
| H A D | pxa168_eth.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later16 #include <linux/dma-mapping.h>
 38 #define DRIVER_NAME	"pxa168-eth"
 64 #define SMI_BUSY		(1 << 28)	/* 0 - Write, 1 - Read  */
 65 #define SMI_R_VALID		(1 << 27)	/* 0 - Write, 1 - Read  */
 158 #define HASH_ADDR_TABLE_SIZE	0x4000	/* 16K (1/2K address - PCR_HS == 1) */
 173 #define SKB_DMA_REALIGN		((PAGE_SIZE - NET_SKB_PAD) % SMP_CACHE_BYTES)
 255 	__le32 hi;  member
 275 	return readl_relaxed(pep->base + offset);  in rdl()
 280 	writel_relaxed(data, pep->base + offset);  in wrl()
 [all …]
 
 | 
| /linux/drivers/mtd/devices/ | 
| H A D | pmc551.c | 1 // SPDX-License-Identifier: GPL-2.0-only21  *	it as high speed swap or for a high speed disk device of some
 137 	struct mypriv *priv = mtd->priv;  in pmc551_erase()
 138 	u32 soff_hi;		/* start address offset hi */  in pmc551_erase()
 139 	u32 eoff_hi, eoff_lo;	/* end address offset hi/lo */  in pmc551_erase()
 145 	printk(KERN_DEBUG "pmc551_erase(pos:%ld, len:%ld)\n", (long)instr->addr,  in pmc551_erase()
 146 		(long)instr->len);  in pmc551_erase()
 149 	end = instr->addr + instr->len - 1;  in pmc551_erase()
 150 	eoff_hi = end & ~(priv->asize - 1);  in pmc551_erase()
 151 	soff_hi = instr->addr & ~(priv->asize - 1);  in pmc551_erase()
 [all …]
 
 | 
| /linux/drivers/usb/renesas_usbhs/ | 
| H A D | mod_gadget.c | 1 // SPDX-License-Identifier: GPL-1.0+10 #include <linux/dma-mapping.h>
 78 	     ((i) < (g)->uep_size) && ((pos) = (g)->uep + (i));	\
 94 #define usbhsg_gpriv_to_dev(gp)		usbhs_priv_to_dev((gp)->mod.priv)
 95 #define usbhsg_gpriv_to_priv(gp)	((gp)->mod.priv)
 96 #define usbhsg_gpriv_to_dcp(gp)		((gp)->uep)
 97 #define usbhsg_gpriv_to_nth_uep(gp, i)	((gp)->uep + i)
 98 #define usbhsg_uep_to_gpriv(u)		((u)->gpriv)
 99 #define usbhsg_uep_to_pipe(u)		((u)->pipe)
 100 #define usbhsg_pipe_to_uep(p)		((p)->mod_private)
 [all …]
 
 | 
| /linux/drivers/net/ethernet/cadence/ | 
| H A D | macb_main.c | 1 // SPDX-License-Identifier: GPL-2.0-only5  * Copyright (C) 2004-2006 Atmel Corporation
 10 #include <linux/clk-provider.h>
 23 #include <linux/dma-mapping.h>
 37 #include <linux/firmware/xlnx-zynqmp.h>
 61 #define MACB_TX_WAKEUP_THRESH(bp)	(3 * (bp)->tx_ring_size / 4)
 72 …MAX_TX_LEN		((unsigned int)((1 << MACB_TX_FRMLEN_SIZE) - 1) & ~((unsigned int)(MACB_TX_LEN_ALIGN -…
 88  * 1 frame time (10 Mbits/s, full-duplex, ignoring collisions)
 127 	switch (bp->hw_dma_cap) {  in macb_dma_desc_get_size()
 152 	switch (bp->hw_dma_cap) {  in macb_adj_dma_desc_idx()
 [all …]
 
 | 
| /linux/drivers/net/ethernet/broadcom/ | 
| H A D | bcm63xx_enet.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later17 #include <linux/dma-mapping.h>
 38 	return bcm_readl(priv->base + off);  in enet_readl()
 44 	bcm_writel(val, priv->base + off);  in enet_writel()
 52 	return bcm_readl(priv->base + off);  in enetsw_readl()
 58 	bcm_writel(val, priv->base + off);  in enetsw_writel()
 63 	return bcm_readw(priv->base + off);  in enetsw_readw()
 69 	bcm_writew(val, priv->base + off);  in enetsw_writew()
 74 	return bcm_readb(priv->base + off);  in enetsw_readb()
 80 	bcm_writeb(val, priv->base + off);  in enetsw_writeb()
 [all …]
 
 | 
| /linux/drivers/net/ethernet/chelsio/cxgb4vf/ | 
| H A D | t4vf_hw.c | 2  * This file is part of the Chelsio T4 PCI-E SR-IOV Virtual Function Ethernet5  * Copyright (c) 2009-2010 Chelsio Communications, Inc. All rights reserved.
 17  *      - Redistributions of source code must retain the above
 21  *      - Redistributions in binary form must reproduce the above
 66 		return -EIO;  in t4vf_wait_dev_ready()
 70  * Get the reply to a mailbox command and store it in @rpl in big-endian order
 71  * (since the firmware data structures are specified in a big-endian layout).
 76 	for ( ; size; size -= 8, mbox_data += 8)  in get_mbox_rpl()
 81  *	t4vf_record_mbox - record a Firmware Mailbox Command/Reply in the log
 91 	struct mbox_cmd_log *log = adapter->mbox_log;  in t4vf_record_mbox()
 [all …]
 
 | 
| /linux/drivers/net/usb/ | 
| H A D | smsc95xx.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */4  * Copyright (C) 2007-2008 SMSC
 18 #define TX_CMD_B_ADD_CRC_DIS_	(0x00002000)	/* Add CRC Disable */
 19 #define TX_CMD_B_DIS_PADDING_	(0x00001000)	/* Disable Frame Padding */
 38 /* SCSRs - System Control and Status Registers */
 117 #define LED_GPIO_CFG_SPD_LED	(0x01000000)	/* GPIOz as Speed LED */
 133 /* Hi watermark = 15.5Kb (~10 mtu pkts) */
 144 #define E2P_CMD_EWDS_		(0x10000000)	/* Erase/Write Disable */
 167 #define	STRAP_STATUS_PWR_SEL_		(0x00000020) /* Device self-powered */
 168 #define	STRAP_STATUS_AMDIX_EN_		(0x00000010) /* Auto-MDIX Enabled */
 [all …]
 
 |