| /freebsd/sys/contrib/device-tree/Bindings/iio/addac/ |
| H A D | adi,ad74115.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...] |
| /freebsd/sys/dev/sound/macio/ |
| H A D | davbusreg.h | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
87 /* Mute control for each analog output port. */
98 /* Attenuation of each analog output port. */
105 /* Inputs of four digital mixers. */
115 #define BURGUNDY_MIX_ISA 0x01000100 /* Digital stream ISA. */
116 #define BURGUNDY_MIX_ISB 0x02000200 /* Digital stream ISB. */
117 #define BURGUNDY_MIX_ISC 0x04000400 /* Digital stream ISC. */
118 #define BURGUNDY_MIX_ISD 0x08000800 /* Digital stream ISD. */
119 #define BURGUNDY_MIX_ISE 0x10001000 /* Digital stream ISE. */
[all …]
|
| /freebsd/sys/contrib/device-tree/include/dt-bindings/pinctrl/ |
| H A D | qcom,pmic-mpp.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
4 * Multi-Purpose Pin binding.
10 /* power-source */
12 /* Digital Input/Output: level [PM8058] */
18 /* Digital Input/Output: level [PM8901] */
25 /* Digital Input/Output: level [PM8921] */
31 /* Digital Input/Output: level [PM8821] */
35 /* Digital Input/Output: level [PM8018] */
44 /* Digital Input/Output: level [PM8038] */
70 /* Only supported for MPP_05-MPP_08 */
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/display/bridge/ |
| H A D | thine,thc63lvd1024.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
15 streams to parallel data outputs. The chip supports single/dual input/output
16 modes, handling up to two LVDS input streams and up to two digital CMOS/TTL
19 Single or dual operation mode, output data mapping and DDR output modes are
30 The device can operate in single or dual input and output modes.
34 even-numbered pixels are received on port@0 and odd-numbered pixels on
[all …]
|
| /freebsd/sys/contrib/device-tree/src/mips/pic32/ |
| H A D | pic32mzda_sk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
14 compatible = "microchip,pic32mzda-sk", "microchip,pic32mzda";
27 compatible = "gpio-leds";
28 pinctrl-names = "default";
29 pinctrl-0 = <&user_leds_s0>;
31 led-1 {
34 linux,default-trigger = "heartbeat";
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | microchip,pic32-pinctrl.txt | 3 Please refer to pinctrl-bindings.txt, ../gpio/gpio.txt, and
4 ../interrupt-controller/interrupts.txt for generic information regarding
12 - compatible: "microchip,pic32mada-pinctrl"
13 - reg: Address range of the pinctrl registers.
14 - clocks: Clock specifier (see clock bindings for details)
16 Required properties for pin configuration sub-nodes:
17 - pins: List of pins to which the configuration applies.
19 Optional properties for pin configuration sub-nodes:
20 ----------------------------------------------------
21 - function: Mux function for the specified pins.
[all …]
|
| H A D | qcom,pmic-mpp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,pmic-mpp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm PMIC Multi-Purpose Pin (MPP) block
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
19 - items:
20 - enum:
21 - qcom,pm8019-mpp
22 - qcom,pm8226-mpp
[all …]
|
| /freebsd/share/man/man4/ |
| H A D | snd_hdspe.4 | 34 .Bd -ragged -offset indent
42 .Bd -literal -offset indent
56 .Bl -bullet -compact
58 RME HDSPe AIO (optional AO4S-192 and AI4S-192 extension boards)
68 (32kHz-48kHz), 4 channels at double speed (64kHz-96kHz), and 2 channels at
69 quad speed (128kHz-192kHz).
77 .Bl -tag -width indent
80 When opened in multi-channel audio software, this makes all ports available
84 .Bl -column "HDSPe RayDAT" "Single Speed" "Double Speed" "Quad Speed"
99 .Bl -tag -width indent
[all …]
|
| H A D | snd_hdsp.4 | 35 .Bd -ragged -offset indent
43 .Bd -literal -offset indent
57 .Bl -bullet -compact
59 RME HDSP 9632 (optional AO4S-192 and AIS-192 extension boards)
69 (32kHz-48kHz) and 4 channels at double speed (64kHz-96kHz).
70 Only the HDSP 9632 can operate at quad speed (128kHz-192kHz), ADAT is
79 .Bl -tag -width indent
82 When opened in multi-channel audio software, this makes all ports available
86 .Bl -column "Sound Card" "Single Speed" "Double Speed" "Quad Speed"
90 .It HDSP 9652 Ta " 26 | 26" Ta " 14 | 14" Ta " - | -"
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/iio/cdc/ |
| H A D | adi,ad7746.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: AD7746 24-Bit Capacitance-to-Digital Converter with Temperature Sensor
10 - Michael Hennerich <michael.hennerich@analog.com>
13 AD7746 24-Bit Capacitance-to-Digital Converter with Temperature Sensor
16 https://www.analog.com/media/en/technical-documentation/data-sheets/ad7291.pdf
21 - adi,ad7745
22 - adi,ad7746
23 - adi,ad7747
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/display/mediatek/ |
| H A D | mediatek,dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
12 - Jitao Shi <jitao.shi@mediatek.com>
16 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual-
17 channel output.
20 - $ref: /schemas/display/dsi-controller.yaml#
25 - enum:
[all …]
|
| H A D | mediatek,dsi.txt | 5 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual-
6 channel output.
9 - compatible: "mediatek,<chip>-dsi"
10 - the supported chips are mt2701, mt7623, mt8167, mt8173 and mt8183.
11 - reg: Physical base address and length of the controller's registers
12 - interrupts: The interrupt signal from the function block.
13 - clocks: device clocks
14 See Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
15 - clock-names: must contain "engine", "digital", and "hs"
16 - phys: phandle link to the MIPI D-PHY controller.
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/media/i2c/ |
| H A D | ov7251.txt | 1 * Omnivision 1/7.5-Inch B&W VGA CMOS Digital Image Sensor
3 The Omnivision OV7251 is a 1/7.5-Inch CMOS active pixel digital image sensor
8 - compatible: Value should be "ovti,ov7251".
9 - clocks: Reference to the xclk clock.
10 - clock-names: Should be "xclk".
11 - clock-frequency: Frequency of the xclk clock.
12 - enable-gpios: Chip enable GPIO. Polarity is GPIO_ACTIVE_HIGH. This corresponds
14 - vdddo-supply: Chip digital IO regulator.
15 - vdda-supply: Chip analog regulator.
16 - vddd-supply: Chip digital core regulator.
[all …]
|
| H A D | ov5645.txt | 1 * Omnivision 1/4-Inch 5Mp CMOS Digital Image Sensor
3 The Omnivision OV5645 is a 1/4-Inch CMOS active pixel digital image sensor with
8 - compatible: Value should be "ovti,ov5645".
9 - clocks: Reference to the xclk clock.
10 - clock-names: Should be "xclk".
11 - clock-frequency: Frequency of the xclk clock.
12 - enable-gpios: Chip enable GPIO. Polarity is GPIO_ACTIVE_HIGH. This corresponds
14 - reset-gpios: Chip reset GPIO. Polarity is GPIO_ACTIVE_LOW. This corresponds to
16 - vdddo-supply: Chip digital IO regulator.
17 - vdda-supply: Chip analog regulator.
[all …]
|
| H A D | adv7180.txt | 4 digital interfaces like MIPI CSI-2 or parallel video.
7 - compatible : value must be one of
13 "adi,adv7280-m"
15 "adi,adv7281-m"
16 "adi,adv7281-ma"
18 "adi,adv7282-m"
21 'port' child node per device input and output port, in accordance with the
23 Documentation/devicetree/bindings/media/video-interfaces.txt. The port
27 -------------------------------------------------------------------
28 Input 0-2 0-5
[all …]
|
| H A D | imx290.txt | 1 * Sony IMX290 1/2.8-Inch CMOS Image Sensor
3 The Sony IMX290 is a 1/2.8-Inch CMOS Solid-state image sensor with
4 Square Pixel for Color Cameras. It is programmable through I2C and 4-wire
5 interfaces. The sensor output is available via CMOS logic parallel SDR output,
6 Low voltage LVDS DDR output and CSI-2 serial data output. The CSI-2 bus is the
10 - compatible: Should be "sony,imx290"
11 - reg: I2C bus address of the device
12 - clocks: Reference to the xclk clock.
13 - clock-names: Should be "xclk".
14 - clock-frequency: Frequency of the xclk clock in Hz.
[all …]
|
| H A D | aptina,mt9v111.txt | 2 ----------------------------
4 The Aptina MT9V111 is a 1/4-Inch VGA-format digital image sensor with a core
7 The sensor has an active pixel array of 640x480 pixels and can output a number
8 of image resolution and formats controllable through a simple two-wires
12 --------------------
14 - compatible: shall be "aptina,mt9v111".
15 - clocks: reference to the system clock input provider.
18 --------------------
20 - enable-gpios: output enable signal, pin name "OE#". Active low.
21 - standby-gpios: low power state control signal, pin name "STANDBY".
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/sound/ |
| H A D | tlv320adcx140.yaml | 1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Texas Instruments TLV320ADCX140 Quad Channel Analog-t
[all...] |
| H A D | ti,tlv320adcx140.yaml | 1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Texas Instruments TLV320ADCX140 Quad Channel Analog-to-Digital Converter
11 - Andrew Davis <afd@ti.com>
14 The TLV320ADCX140 are multichannel (4-ch analog recording or 8-ch digital
15 PDM microphones recording), high-performance audio, analog-to-digital
28 - ti,tlv320adc3140
29 - ti,tlv320adc5140
30 - ti,tlv320adc6140
[all …]
|
| H A D | nvidia,tegra210-mvc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/nvidia,tegra210-mvc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 The Master Volume Control (MVC) provides gain or attenuation to a digital
11 signal path. It can be used in input or output signal path for per-stream
13 has one input and one output. The input digital stream can be mono or
14 multi-channel (up to 7.1 channels) stream. An independent mute control is
18 - Jon Hunter <jonathanh@nvidia.com>
19 - Mohan Kumar <mkumard@nvidia.com>
[all …]
|
| H A D | cs35l36.txt | 5 - compatible : "cirrus,cs35l36"
7 - reg : the I2C address of the device for I2C
9 - VA-supply, VP-supply : power supplies for the device,
13 - cirrus,boost-ctl-millivolt : Boost Voltage Value. Configures the boost
14 converter's output voltage in mV. The range is from 2550mV to 12000mV with
18 - cirru
[all...] |
| H A D | wlf,wm8731.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - patches@opensource.cirrus.com
16 * LOUT: Left Channel Line Output
17 * ROUT: Right Channel Line Output
18 * LHPOUT: Left Channel Headphone Output
19 * RHPOUT: Right Channel Headphone Output
27 - wlf,wm8731
32 "#sound-dai-cells":
[all …]
|
| H A D | wm8903.txt | 7 - compatible : "wlf,wm8903"
9 - reg : the I2C address of the device.
11 - gpio-controller : Indicates this device is a GPIO controller.
13 - #gpio-cells : Should be two. The first cell is the pin number and the
18 - interrupts : The interrupt line the codec is connected to.
20 - micdet-cfg : Default register value for R6 (Mic Bias). If absent, the
23 - micdet-delay : The debounce delay for microphone detection in mS. If
26 - gpio-cfg : A list of GPIO configuration register values. The list must
31 - AVDD-supply : Analog power supply regulator on the AVDD pin.
33 - CPVDD-supply : Charge pump supply regulator on the CPVDD pin.
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/st/ |
| H A D | st,quadfs.txt | 1 Binding for a type of quad channel digital frequency synthesizer found on
5 or 660MHz (from a 30MHz oscillator input) as the input to the digital
10 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
13 - compatible : shall be:
15 "st,quadfs-d0"
16 "st,quadfs-d2"
17 "st,quadfs-d3"
18 "st,quadfs-pll"
21 - #clock-cells : from common clock binding; shall be set to 1.
23 - reg : A Base address and length of the register set.
[all …]
|
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | digital | 2 #------------------------------------------------------------------------------
3 # $File: digital,v 1.17 2024/08/30 16:53:22 christos Exp $
4 # Digital UNIX - Info
7 >22 string X -- out of date
14 #>0 use display-coff-foo
16 #!:mime application/x-foo-executable
22 >>27 byte x - version %d
24 >>28 byte x \b-%d
27 >>27 byte x - version %d
29 >>28 byte x \b-%d
[all …]
|