Home
last modified time | relevance | path

Searched full:diagrams (Results 1 – 25 of 32) sorted by relevance

12

/linux/net/rose/
H A Drose_in.c6 * Most of this code is based on the SDL diagrams published in the 7th ARRL
7 * Computer Networking Conference papers. The diagrams have mistakes in them,
9 * diagrams as the code is not obvious and probably very easy to break.
/linux/net/ax25/
H A Dax25_std_in.c9 * Most of this code is based on the SDL diagrams published in the 7th ARRL
10 * Computer Networking Conference papers. The diagrams have mistakes in them,
12 * diagrams as the code is not obvious and probably very easy to break.
/linux/drivers/staging/fbtft/
H A Dfb_hx8357d.h6 * Check out the links above for our tutorials and wiring diagrams
/linux/Documentation/trace/
H A Devents-power.rst46 correctly draw the states diagrams and to calculate accurate statistics etc.
H A Dhistogram-design.rst169 between diagrams::
229 Abbreviations used in the diagrams::
463 the links drawn between diagrams. For each of the map_elts, you can | | |
466 arrows between the two diagrams show the linkages between those | | |
687 Abbreviations used in the diagrams::
/linux/Documentation/sound/cards/
H A Demu10k1-jack.rst41 model. Trial and error is highly recommended; the pinout diagrams
/linux/drivers/atm/
H A Dnicstarmac.c20 * The following tables represent the timing diagrams found in
/linux/Documentation/userspace-api/media/v4l/
H A Dfield-order.rst44 and spatial order of fields. The diagrams below should make this
/linux/Documentation/sound/hd-audio/
H A Drealtek-pc-beep.rst51 Path diagrams
/linux/drivers/gpu/drm/panel/
H A Dpanel-edp.c68 * This is T3-max on eDP timing diagrams or the delay from power on
79 * This is (T3+T4+T5+T6+T8)-min on eDP timing diagrams or after the
116 * This is not specified in a standard way on eDP timing diagrams.
129 * This is (T6-min + max(T7-max, T8-min)) on eDP timing diagrams or
142 * data) on eDP timing diagrams. It is not common to set.
157 * This is T12-min on eDP timing diagrams.
/linux/Documentation/devicetree/bindings/display/panel/
H A Dpanel-edp.yaml43 These diagrams all look roughly like this, sometimes labeled with
H A Dpanel-timing.yaml46 This matches the timing diagrams often found in data sheets.
/linux/Documentation/driver-api/
H A Dinterconnect.rst112 through dot to generate diagrams in many graphical formats::
/linux/Documentation/power/
H A Dsuspend-and-cpuhotplug.rst153 So, as can be seen from the two diagrams (the parts marked as "Common code"),
/linux/drivers/media/platform/sunxi/sun4i-csi/
H A Dsun4i_dma.c283 * provided timing diagrams in the manual, positive polarity in sun4i_csi_start_streaming()
/linux/drivers/gpu/drm/pl111/
H A Dpl111_display.c219 * The PL111 manual does not contain proper timining diagrams in pl111_display_enable()
/linux/Documentation/driver-api/nvdimm/
H A Dnvdimm.rst202 API. The example sysfs paths and diagrams are relative to the Example
/linux/Documentation/networking/
H A Darcnet.rst504 For those who like diagrams, I have created two "virtual subnets" on the
/linux/Documentation/admin-guide/media/
H A Dimx.rst109 i.MX6Q SabreAuto. Refer to these diagrams in the entity descriptions
/linux/Documentation/spi/
H A Dspi-summary.rst113 but their timing diagrams will make the CPOL and CPHA modes clear.
/linux/include/linux/
H A Dpower_supply.h615 * These diagrams are synchronized on time and the voltage and current
/linux/Documentation/RCU/Design/Memory-Ordering/
H A DTree-RCU-Memory-Ordering.rst195 necessary to abbreviate this pattern in the diagrams in the next
/linux/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_ptp.c44 * These diagrams are only for the 10Gb link period
/linux/Documentation/RCU/Design/Data-Structures/
H A DData-Structures.rst229 | See the following diagrams to see how this works. |
/linux/include/xen/interface/io/
H A Ddisplif.h231 * STATE DIAGRAMS

12