Home
last modified time | relevance | path

Searched full:description (Results 1 – 25 of 6166) sorted by relevance

12345678910>>...247

/linux/Documentation/devicetree/bindings/
H A Dvendor-prefixes.yaml27 description: Baiwen.com (100ask).
29 description: 70mai Co., Ltd.
31 description: 8devices, UAB
33 description: ABB
35 description: Abilis Systems
37 description: Abracon Corporation
39 description: ShenZhen Asia Better Technology Ltd.
41 description: Acbel Polytech Inc.
43 description: Acelink Technology Co., Ltd.
45 description: Acer Inc.
[all …]
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra124-emc.yaml13 description: |
26 - description: external memory clock
37 description:
42 description:
46 description:
57 description:
66 description:
73 description:
79 description:
85 description:
[all …]
H A Dnvidia,tegra30-emc.yaml14 description: |
39 description:
44 description:
48 description:
58 description:
66 description:
72 description:
80 description:
85 description:
90 description:
[all …]
H A Dnvidia,tegra20-emc.yaml14 description: |
45 description:
50 description:
54 description:
60 description:
71 description:
78 description:
83 description:
89 - description: EMC_RC
90 - description: EMC_RFC
[all …]
H A Dti,gpmc-child.yaml13 description:
25 description: Minimum clock period for synchronous mode
30 description: Assertion time
34 description: Read deassertion time
38 description: Write deassertion time
43 description: Assertion time
47 description: Read deassertion time
51 description: Write deassertion time
55 description: Assertion time for AAD
59 description: Read deassertion time for AAD
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dst,stm32mp25-rcc.yaml12 description: |
36 - description: CK_SCMI_HSE High Speed External oscillator (8 to 48 MHz)
37 - description: CK_SCMI_HSI High Speed Internal oscillator (~ 64 MHz)
38 - description: CK_SCMI_MSI Low Power Internal oscillator (~ 4 MHz or ~ 16 MHz)
39 - description: CK_SCMI_LSE Low Speed External oscillator (32 KHz)
40 - description: CK_SCMI_LSI Low Speed Internal oscillator (~ 32 KHz)
41 - description: CK_SCMI_HSE_DIV2 CK_SCMI_HSE divided by 2 (coud be gated)
42 - description: CK_SCMI_ICN_HS_MCU High Speed interconnect bus clock
43 - description: CK_SCMI_ICN_LS_MCU Low Speed interconnect bus clock
44 - description: CK_SCMI_ICN_SDMMC SDMMC interconnect bus clock
[all …]
H A Dfsl,imx8-acm.yaml12 description: |
32 description:
64 - description: power domain of IMX_SC_R_AUDIO_CLK_0
65 - description: power domain of IMX_SC_R_AUDIO_CLK_1
66 - description: power domain of IMX_SC_R_MCLK_OUT_0
67 - description: power domain of IMX_SC_R_MCLK_OUT_1
68 - description: power domain of IMX_SC_R_AUDIO_PLL_0
69 - description: power domain of IMX_SC_R_AUDIO_PLL_1
70 - description: power domain of IMX_SC_R_ASRC_0
71 - description: power domain of IMX_SC_R_ASRC_1
[all …]
H A Dqcom,gcc-sc8280xp.yaml12 description: |
24 - description: XO reference clock
25 - description: Sleep clock
26 - description: UFS memory first RX symbol clock
27 - description: UFS memory second RX symbol clock
28 - description: UFS memory first TX symbol clock
29 - description: UFS card first RX symbol clock
30 - description: UFS card second RX symbol clock
31 - description: UFS card first TX symbol clock
32 - description: Primary USB SuperSpeed pipe clock
[all …]
H A Dsamsung,exynos8895-clock.yaml14 description: |
72 - description: External reference clock (26 MHz)
73 - description: CMU_FSYS0 BUS clock (from CMU_TOP)
74 - description: CMU_FSYS0 DPGTC clock (from CMU_TOP)
75 - description: CMU_FSYS0 MMC_EMBD clock (from CMU_TOP)
76 - description: CMU_FSYS0 UFS_EMBD clock (from CMU_TOP)
77 - description: CMU_FSYS0 USBDRD30 clock (from CMU_TOP)
98 - description: External reference clock (26 MHz)
99 - description: CMU_FSYS1 BUS clock (from CMU_TOP)
100 - description: CMU_FSYS1 PCIE clock (from CMU_TOP)
[all …]
H A Dsamsung,exynos850-clock.yaml16 description: |
73 - description: External reference clock (26 MHz)
89 - description: External reference clock (26 MHz)
90 - description: CMU_APM bus clock (from CMU_TOP)
107 - description: External reference clock (26 MHz)
108 - description: AUD clock (from CMU_TOP)
125 - description: External reference clock (26 MHz)
126 - description: CMU_CMGP bus clock (from CMU_APM)
143 - description: External reference clock (26 MHz)
144 - description: CMU_CORE bus clock (from CMU_TOP)
[all …]
/linux/Documentation/devicetree/bindings/arm/
H A Dsunxi.yaml19 - description: Allwinner A100 Perf1 Board
24 - description: Allwinner A23 Evaluation Board
29 - description: Allwinner A31 APP4 Evaluation Board
34 - description: Allwinner A83t Homlet Evaluation Board v2
39 - description: Allwinner GA10H Quad Core Tablet v1.1
44 - description: Allwinner GT90H Tablet v4
49 - description: Allwinner R16 EVB (Parrot)
54 - description: Anbernic RG-Nano
59 - description: Anbernic RG35XX (2024)
64 - description: Anbernic RG35XX H
[all …]
H A Drockchip.yaml18 - description: 96boards RK3399 Ficus (ROCK960 Enterprise Edition)
23 - description: 96boards RK3399 Rock960 (ROCK960 Consumer Edition)
28 - description: Amarula Vyasa RK3288
33 - description: Anbernic RK3326 Handheld Gaming Console
40 - description: Anbernic RK3566 Handheld Gaming Console
52 - description: Ariaboard Photonicat
57 - description: ArmSoM Sige5 board
62 - description: ArmSoM Sige7 board
67 - description: ArmSoM LM7 SoM
74 - description: Asus Tinker board
[all …]
/linux/Documentation/devicetree/bindings/power/
H A Drockchip-io-domain.yaml12 description: |
97 description: The supply connected to VCCIO1.
99 description: The supply connected to VCCIO2.
101 description: The supply connected to VCCIO3.
103 description: The supply connected to VCCIO4.
105 description: The supply connected to VCCIO5.
107 description: The supply connected to VCCIO6.
109 description: The supply connected to VCCIO_OSCGPI.
121 description: The supply connected to PMUIO1.
123 description: The supply connected to PMUIO2.
[all …]
/linux/Documentation/devicetree/bindings/pwm/
H A Drenesas,rzg2l-gpt.yaml12 description: |
75 - description: GPT32E0.GTCCRA input capture/compare match
76 - description: GPT32E0.GTCCRB input capture/compare
77 - description: GPT32E0.GTCCRC compare match
78 - description: GPT32E0.GTCCRD compare match
79 - description: GPT32E0.GTCCRE compare match
80 - description: GPT32E0.GTCCRF compare match
81 - description: GPT32E0.GTADTRA compare match
82 - description: GPT32E0.GTADTRB compare match
83 - description: GPT32E0.GTCNT overflow/GTPR compare match
[all …]
/linux/Documentation/devicetree/bindings/net/wireless/
H A Dqcom,ath11k.yaml13 description: |
37 description:
46 description:
53 description:
60 description:
72 description: |
80 description: State bits used by the AP to signal the WLAN Q6.
82 - description: Signal bits used to enable/disable low power mode
86 description: The names of the state bits used for SMP2P output.
111 - description: misc-pulse1 interrupt events
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dmediatek,mt2701-audio.yaml9 description:
23 - description: AFE interrupt
24 - description: ASYS interrupt
36 - description: audio infra sys clock
37 - description: top audio mux 1
38 - description: top audio mux 2
39 - description: top audio sys a1 clock
40 - description: top audio sys a2 clock
41 - description: i2s0 source selection
42 - description: i2s1 source selection
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-class-hwmon2 Description:
13 Description:
21 Description:
31 Description:
39 Description:
51 Description:
59 Description:
71 Description:
93 Description:
101 Description:
[all …]
/linux/Documentation/netlink/
H A Dnetlink-raw.yaml25 description: Specification of a raw netlink protocol
31 description: Name of the netlink family.
36 description: Schema compatibility level.
40 description: Protocol number to use for netlink-raw
44 description: Path to the uAPI header, default is linux/${family-name}.h
48 description: Name of the define for the family name.
51 description: Name of the define for the version of the family.
54description: Makes the number of attributes and commands be specified by a define, not an enum val…
57 description: Name of the define for the last operation in the list.
60description: The explicit name for constant holding the count of operations (last operation + 1).
[all …]
H A Dgenetlink-legacy.yaml28 description: Specification of a genetlink protocol
34 description: Name of the genetlink family.
39 description: Schema compatibility level. Default is "genetlink".
42 description: Path to the uAPI header, default is linux/${family-name}.h
46 description: Name of the define for the family name.
49 description: Name of the define for the version of the family.
52description: Makes the number of attributes and commands be specified by a define, not an enum val…
55 description: Name of the define for the last operation in the list.
58description: The explicit name for constant holding the count of operations (last operation + 1).
63 description: |
[all …]
H A Dgenetlink.yaml28 description: Specification of a genetlink protocol
34 description: Name of the genetlink family.
39 description: Schema compatibility level. Default is "genetlink".
42 description: Path to the uAPI header, default is linux/${family-name}.h
46 description: List of type and constant definitions (enums, flags, defines).
56 description: For C-compatible languages, header which already defines this value.
64 description: For const - the value.
68 description: For enum or flags the literal initializer for the first value.
71 description: For enum or flags array of values.
87 description: Render the max members for this enum.
[all …]
/linux/Documentation/devicetree/bindings/cache/
H A Dqcom,llcc.yaml12 description: |
59 - description: Reference to an nvmem node for multi channel DDR
81 - description: LLCC0 base register region
97 - description: LLCC0 base register region
98 - description: LLCC1 base register region
99 - description: LLCC broadcast OR register region
100 - description: LLCC broadcast AND register region
101 - description: LLCC scratchpad broadcast OR register region
102 - description: LLCC scratchpad broadcast AND register region
124 - description: LLCC0 base register region
[all …]
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,sc7280-mss-pil.yaml12 description:
23 - description: MSS QDSP6 registers
24 - description: RMB registers
33 - description: MSA Stream 1
34 - description: MSA Stream 2
38 - description: Path leading to system memory
42 - description: Watchdog interrupt
43 - description: Fatal interrupt
44 - description: Ready interrupt
45 - description: Handover interrupt
[all …]
H A Dqcom,sc7180-mss-pil.yaml12 description:
23 - description: MSS QDSP6 registers
24 - description: RMB registers
33 - description: MSA Stream 1
34 - description: MSA Stream 2
38 - description: Watchdog interrupt
39 - description: Fatal interrupt
40 - description: Ready interrupt
41 - description: Handover interrupt
42 - description: Stop acknowledge interrupt
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpinctrl-single.yaml12 description:
56 description:
62 description: Optional flag to indicate register controls more than one pin
66 description: Mask of the allowed register bits
70 description: Optional function off mode for disabled state
74 description: Width of pin specific bits in the register
79 description: Optional list of pin base, nr pins & gpio function
83 - description: phandle of a gpio-range node
84 - description: pin base
85 - description: number of pins
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Drenesas,rzg2l-irqc.yaml13 description: |
36 description: The first cell should contain a macro RZG2L_{NMI,IRQX} included in the
52 - description: NMI interrupt
53 - description: IRQ0 interrupt
54 - description: IRQ1 interrupt
55 - description: IRQ2 interrupt
56 - description: IRQ3 interrupt
57 - description: IRQ4 interrupt
58 - description: IRQ5 interrupt
59 - description: IRQ6 interrupt
[all …]

12345678910>>...247