Home
last modified time | relevance | path

Searched +full:ctrl +full:- +full:pins (Results 1 – 25 of 181) sorted by relevance

12345678

/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-iomega_ix2_200.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
8 model = "Iomega StorCenter ix2-200";
9 compatible = "iom,ix2-200", "marvell,kirkwood-88f6281", "marvell,kirkwood";
18 stdout-path = &uart0;
22 pinctrl: pin-controller@10000 {
23 pinctrl-0 = < &pmx_led_sata_brt_ctrl_1
33 pinctrl-names = "default";
35 pmx_button_reset: pmx-button-reset {
[all …]
H A Ddove.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/gpio/gpio.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
8 #address-cells = <1>;
9 #size-cells = <1>;
12 interrupt-parent = <&intc>;
21 #address-cells = <1>;
22 #size-cells = <0>;
25 compatible = "marvell,pj4a", "marvell,sheeva-v7";
27 next-level-cache = <&l2>;
[all …]
H A Darmada-370-synology-ds213j.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
12 * were delivered with an older version of u-boot that left internal
17 * installing it from u-boot prompt) or adjust the Devive Tree
21 /dts-v1/;
23 #include <dt-bindings/input/input.h>
24 #include <dt-bindings/gpio/gpio.h>
25 #include "armada-370.dtsi"
30 "marvell,armada-370-xp";
33 stdout-path = "serial0:115200n8";
[all …]
H A Dkirkwood-t5325.dts1 // SPDX-License-Identifier: GPL-2.0
7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
12 /dts-v1/;
15 #include "kirkwood-6281.dtsi"
19 compatible = "hp,t5325", "marvell,kirkwood-88f6281", "marvell,kirkwood";
28 stdout-path = &uart0;
32 pinctrl: pin-controller@10000 {
33 pinctrl-0 = <&pmx_i2s &pmx_sysrst>;
34 pinctrl-names = "default";
36 pmx_button_power: pmx-button_power {
[all …]
/linux/drivers/pinctrl/mvebu/
H A Dpinctrl-mvebu.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
24 #include "pinctrl-mvebu.h"
38 const struct mvebu_mpp_ctrl *ctrl; member
43 unsigned *pins; member
64 *config = (readl(data->base + off) >> shift) & MVEBU_MPP_MASK; in mvebu_mmio_mpp_ctrl_get()
76 reg = readl(data->base + off) & ~(MVEBU_MPP_MASK << shift); in mvebu_mmio_mpp_ctrl_set()
77 writel(reg | (config << shift), data->base + off); in mvebu_mmio_mpp_ctrl_set()
86 for (n = 0; n < pctl->num_groups; n++) { in mvebu_pinctrl_find_group_by_pid()
87 if (pid >= pctl->groups[n].pins[0] && in mvebu_pinctrl_find_group_by_pid()
[all …]
H A Dpinctrl-mvebu.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
13 * struct mvebu_mpp_ctrl_data - private data for the mpp ctrl operations
29 * struct mvebu_mpp_ctrl - describe a mpp control
32 * @npins: number of pins controlled by this control
38 * A mpp_ctrl describes a muxable unit, e.g. pin, group of pins, or
45 * to allow pin settings with varying gpio pins.
51 unsigned *pins; member
62 * struct mvebu_mpp_ctrl_setting - describe a mpp ctrl setting
63 * @val: ctrl setting value
[all …]
/linux/drivers/gpio/
H A Dgpio-en7523.c1 // SPDX-License-Identifier: GPL-2.0-only
16 * struct airoha_gpio_ctrl - Airoha GPIO driver data
19 * @dir: [0] The direction register for the lower 16 pins.
20 * [1]: The direction register for the higher 16 pins.
33 struct airoha_gpio_ctrl *ctrl = gpiochip_get_data(gc); in airoha_dir_set() local
34 u32 dir = ioread32(ctrl->dir[gpio / 16]); in airoha_dir_set()
35 u32 output = ioread32(ctrl->output); in airoha_dir_set()
46 iowrite32(dir, ctrl->dir[gpio / 16]); in airoha_dir_set()
49 gpio_generic_chip_set(&ctrl->gen_gc, gpio, val); in airoha_dir_set()
51 iowrite32(output, ctrl->output); in airoha_dir_set()
[all …]
/linux/drivers/media/radio/
H A Dradio-sf16fmr2.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* SF16-FMR2 and SF16-FMD2 radio driver for Linux
5 * Original driver was (c) 2000-2002 Ziglio Frediano, freddy77@angelfire.com
18 #include <media/drv-intf/tea575x.h>
21 MODULE_DESCRIPTION("MediaForte SF16-FMR2 and SF16-FMD2 FM radio card driver");
27 static int radio_nr[FMR2_MAX] = { [0 ... (FMR2_MAX - 1)] = -1 };
45 /* the port is hardwired on SF16-FMR2 */
48 /* TEA575x tuner pins */
53 /* PT2254A/TC9154A volume control pins */
60 static void fmr2_tea575x_set_pins(struct snd_tea575x *tea, u8 pins) in fmr2_tea575x_set_pins() argument
[all …]
H A Dradio-sf16fmi.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* SF16-FMI, SF16-FMP and SF16-FMD radio driver for Linux radio support
13 * Frequency control is done digitally -- ie out(port,encodefreq(95.8));
14 * No volume control - only mute/unmute - you have to use line volume
15 * control on SB-part of SF16-FMI/SF16-FMP/SF16-FMD
29 #include <media/v4l2-device.h>
30 #include <media/v4l2-ioctl.h>
31 #include <media/v4l2-ctrls.h>
32 #include <media/v4l2-event.h>
36 MODULE_DESCRIPTION("A driver for the SF16-FMI, SF16-FMP and SF16-FMD radio.");
[all …]
/linux/Documentation/devicetree/bindings/iio/amplifiers/
H A Dadi,hmc425a.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 ADRF5750 2 dB LSB, 4-Bit, Silicon Digital Attenuator, 10 MHz to 60 GHz
16 https://www.analog.com/media/en/technical-documentation/data-sheets/adrf5740.pdf
18 HMC425A 0.5 dB LSB GaAs MMIC 6-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, 2.2 - 8.0 GHz
19 https://www.analog.com/media/en/technical-documentation/data-sheets/hmc425A.pdf
21 HMC540S 1 dB LSB Silicon MMIC 4-Bit Digital Positive Control Attenuator, 0.1 - 8 GHz
22 https://www.analog.com/media/en/technical-documentation/data-sheets/hmc540s.pdf
[all …]
/linux/arch/arm/boot/dts/st/
H A Dspear1310-evb.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
8 /dts-v1/;
13 compatible = "st,spear1310-evb", "st,spear1310";
14 #address-cells = <1>;
15 #size-cells = <1>;
23 pinctrl-names = "default";
24 pinctrl-0 = <&state_default>;
28 st,pins = "i2c0_grp";
32 st,pins = "i2s0_grp";
36 st,pins = "i2s1_grp";
[all …]
H A Dspear1340-evb.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
8 /dts-v1/;
13 compatible = "st,spear1340-evb", "st,spear1340";
14 #address-cells = <1>;
15 #size-cells = <1>;
23 pinctrl-names = "default";
24 pinctrl-0 = <&state_default>;
28 st,pins = "pads_as_gpio_grp";
32 st,pins = "fsmc_8bit_grp";
36 st,pins = "uart0_grp";
[all …]
/linux/arch/arm64/boot/dts/tesla/
H A Dfsd-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Tesla Full Self-Driving SoC device tree source
5 * Copyright (c) 2017-2021 Samsung Electronics Co., Ltd.
7 * Copyright (c) 2017-2021 Tesla, Inc.
11 #include "fsd-pinctrl.h"
14 gpf0: gpf0-gpio-bank {
15 gpio-controller;
16 #gpio-cells = <2>;
18 interrupt-controller;
19 #interrupt-cells = <2>;
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Drzg3e-smarc-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
13 * 0 - SD0 is connected to eMMC (default)
14 * 1 - SD0 is connected to uSD0 card
17 * 0 - Select Misc. Signals routing
18 * 1 - Select LCD
21 * 0 - Select CAN routing
22 * 1 - Select PDM
26 compatible = "renesas,rzg3e-smarcm", "renesas,r9a09g047e57", "renesas,r9a09g047";
42 reg_1p8v: regulator-1p8v {
43 compatible = "regulator-fixed";
[all …]
H A Drzg3s-smarc-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the R9A08G045S33 SMARC Carrier-II's SoM board.
8 #include <dt-bindings/clock/renesas,r9a08g045-vbattb.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
12 #include "rzg3s-smarc-switches.h"
15 compatible = "renesas,rzg3s-smarcm", "renesas,r9a08g045s33", "renesas,r9a08g045";
35 compatible = "regulator-fixed";
36 regulator-name = "SDHI0 Vcc";
37 regulator-min-microvolt = <3300000>;
[all …]
H A Drzg3s-smarc.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the RZ SMARC Carrier-II Board.
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
23 stdout-path = "serial3:115200n8";
27 compatible = "gpio-keys";
29 key-1 {
30 interrupts-extended = <&pinctrl RZG2L_GPIO(18, 0) IRQ_TYPE_EDGE_FALLING>;
33 wakeup-source;
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3399-gru.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Copyright 2016-2017 Google, Inc
8 #include <dt-bindings/input/input.h>
9 #include "rk3399-op1.dtsi"
18 stdout-path = "serial2:115200n8";
27 * - Rails that only connect to the EC (or devices that the EC talks to)
29 * - Rails _are_ included if the rails go to the AP even if the AP
38 * - The EC controls the enable and the EC always enables a rail as
40 * - The rails are actually connected to each other by a jumper and
45 ppvar_sys: regulator-ppvar-sys {
[all …]
/linux/Documentation/devicetree/bindings/serial/
H A Dst,stm32-uart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/serial/st,stm32-uart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 - Erwan Le Ray <erwan.leray@foss.st.com>
15 - st,stm32-uart
16 - st,stm32f7-uart
17 - st,stm32h7-uart
34 st,hw-flow-ctrl:
38 rx-tx-swap: true
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-thwc-ufi001c.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 /dts-v1/;
5 #include "msm8916-ufi.dtsi"
8 model = "ufi-001c/ufi-001b 4G Modem Stick";
29 pinctrl-0 = <&sim_ctrl_default>;
30 pinctrl-names = "default";
34 pins = "gpio37";
35 bias-pull-down;
39 pins = "gpio20", "gpio21", "gpio22";
44 sim_ctrl_default: sim-ctrl-default-state {
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ul-ccimx6ulsom.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Digi International's ConnectCore 6UL System-On-Module device tree source
12 reg = <0x80000000 0>; /* will be filled by U-Boot */
15 reserved-memory {
16 #address-cells = <1>;
17 #size-cells = <1>;
21 compatible = "shared-dma-pool";
24 linux,cma-default;
30 vref-supply = <&vdda_adc_3v3>;
34 pinctrl-names = "default";
[all …]
/linux/include/dt-bindings/sound/
H A Dcs35l45.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * cs35l45.h -- CS35L45 ALSA SoC audio driver DT bindings header
12 * cirrus,asp-sdout-hiz-ctrl
14 * TX_HIZ_UNUSED: TX pin high-impedance during unused slots.
15 * TX_HIZ_DISABLED: TX pin high-impedance when all channels disabled.
21 * Optional GPIOX Sub-nodes:
22 * The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
23 * sub-nodes for configuring the GPIO pins.
25 * - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
30 * - gpio-lvl : GPIO level. Valid only when 'gpio-ctrl' is 1 and 'gpio-dir' is 0.
[all …]
/linux/Documentation/devicetree/bindings/net/bluetooth/
H A Dmediatek,bluetooth.txt13 - compatible: Must be
14 "mediatek,mt7663u-bluetooth": for MT7663U device
15 "mediatek,mt7668u-bluetooth": for MT7668U device
16 - vcc-supply: Main voltage regulator
21 - pinctrl-names: Should be "default", "runtime"
22 - pinctrl-0: Should contain UART RXD low when the device is powered up to
24 - pinctrl-1: Should contain UART mode pin ctrl
30 - boot-gpios: GPIO same to the pin as UART RXD and used to keep LOW when
32 - pinctrl-names: Should be "default"
33 - pinctrl-0: Should contain UART mode pin ctrl
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dcirrus,cs35l45.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ricardo Rivera-Matos <rriveram@opensource.cirrus.com>
11 - Richard Fitzgerald <rf@opensource.cirrus.com>
18 - $ref: dai-common.yaml#
23 - cirrus,cs35l45
31 '#sound-dai-cells':
34 reset-gpios:
37 vdd-a-supply:
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Dam335x-sancloud-bbe-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
7 cpsw_default: cpsw-default-pins {
8 pinctrl-single,pins = <
25 cpsw_sleep: cpsw-sleep-pins {
26 pinctrl-single,pins = <
43 usb_hub_ctrl: usb-hub-ctrl-pins {
44 pinctrl-single,pins = <
51 pinctrl-0 = <&cpsw_default>;
52 pinctrl-1 = <&cpsw_sleep>;
[all …]
H A Domap4-var-som-om44-wlan.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
9 pinctrl-names = "default";
10 pinctrl-0 = <&wl12xx_ctrl_pins>;
11 compatible = "regulator-fixed";
12 regulator-name = "vwl1271";
13 regulator-min-microvolt = <1800000>;
14 regulator-max-microvolt = <1800000>;
16 startup-delay-us = <70000>;
17 enable-active-high;
22 uart2_pins: uart2-pins {
[all …]

12345678