Home
last modified time | relevance | path

Searched +full:ctrl +full:- +full:module (Results 1 – 25 of 262) sorted by relevance

1234567891011

/freebsd/sys/contrib/device-tree/Bindings/net/
H A Ddavinci_emac.txt7 - compatible: "ti,davinci-dm6467-emac", "ti,am3517-emac" or
8 "ti,dm816-emac"
9 - reg: Offset and length of the register set for the device
10 - ti,davinci-ctrl-reg-offset: offset to control register
11 - ti,davinci-ctrl-mod-reg-offset: offset to control module register
12 - ti,davinci-ctrl-ram-offset: offset to control module ram
13 - ti,davinci-ctrl-ram-size: size of control module ram
14 - interrupts: interrupt mapping for the davinci emac interrupts sources:
21 - phy-handle: See ethernet.txt file in the same directory.
23 - ti,davinci-rmii-en: 1 byte, 1 means use RMII
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dti-phy.txt6 - compatible: Should be one of
7 "ti,control-phy-otghs" - if it has otghs_control mailbox register as on OMAP4.
8 "ti,control-phy-usb2" - if it has Power down bit in control_dev_conf register
10 "ti,control-phy-pipe3" - i
[all...]
H A Dphy-lantiq-rcu-usb2.txt4 This binding describes the USB PHY hardware provided by the RCU module on the
9 -------------------------------------------------------------------------------
11 - compatible : Should be one of
12 "lantiq,ase-usb2-phy"
13 "lantiq,danube-usb2-phy"
14 "lantiq,xrx100-usb2-phy"
15 "lantiq,xrx200-usb2-phy"
16 "lantiq,xrx300-usb2-phy"
17 - reg : Defines the following sets of registers in the parent
19 - Offset of the USB PHY configuration register
[all …]
H A Dti,omap-usb2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/ti,omap-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Kishon Vijay Abraham I <kishon@ti.com>
11 - Roger Quadros <rogerq@kernel.org>
16 - items:
17 - enum:
18 - ti,dra7x-usb2
19 - ti,dra7x-usb2-phy2
[all …]
H A Dfsl,imx8qm-hsio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/fsl,imx8qm-hsio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Richard Zhu <hongxing.zhu@nxp.com>
15 - fsl,imx8qm-hsio
16 - fsl,imx8qxp-hsio
19 - description: Base address and length of the PHY block
20 - description: HSIO control and status registers(CSR) of the PHY
21 - description: HSIO CSR of the controller bound to the PHY
[all …]
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Ddm816x.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 #include <dt-bindings/bus/ti-sysc.h>
4 #include <dt-bindings/clock/dm816.h>
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/pinctrl/omap.h>
10 interrupt-parent = <&intc>;
11 #address-cells = <1>;
12 #size-cells = <1>;
26 #address-cells = <1>;
27 #size-cells = <0>;
[all …]
H A Dam3517.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
11 /delete-node/ &aes1_target;
12 /delete-node/ &aes2_target;
24 operating-points-v2 = <&cpu0_opp_table>;
26 clock-latency = <300000>; /* From legacy driver */
30 cpu0_opp_table: opp-table {
31 compatible = "operating-points-v2-ti-cpu";
38 opp-50-300000000 {
40 opp-hz = /bits/ 64 <300000000>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/frequency/
H A Dadi,admfm2000.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Kim Seer Paller <kimseer.paller@analog.com>
14 Dual microwave down converter module with input RF and LO frequency ranges
22 - adi,admfm2000
24 '#address-cells':
27 '#size-cells':
31 "^channel@[0-1]$":
44 adi,mixer-mode:
[all …]
/freebsd/contrib/wpa/src/fst/
H A Dfst_internal.h2 * FST module - auxiliary definitions
34 struct fst_ctrl ctrl; member
45 if (__fst_ctrl_h->ctrl.clb) \
46 __fst_ctrl_h->ctrl.clb(__VA_ARGS__);\
H A Dfst.c2 * FST module implementation
52 if (os_strcmp(cfg->group_id, fst_group_get_id(g)) == 0) { in fst_attach()
59 group = fst_group_create(cfg->group_id); in fst_attach()
62 cfg->group_id); in fst_attach()
84 cfg->group_id, cfg->priority, cfg->llt); in fst_attach()
134 struct fst_ctrl_handle * fst_global_add_ctrl(const struct fst_ctrl *ctrl) in fst_global_add_ctrl() argument
138 if (!ctrl) in fst_global_add_ctrl()
145 if (ctrl->init && ctrl->init()) { in fst_global_add_ctrl()
150 h->ctrl = *ctrl; in fst_global_add_ctrl()
151 dl_list_add_tail(&fst_global_ctrls_list, &h->global_ctrls_lentry); in fst_global_add_ctrl()
[all …]
H A Dfst_ctrl_iface.c2 * FST module - Control Interface implementation
43 ss = &extra->session_state; in format_session_state_extra()
44 if (ss->new_state != FST_SESSION_STATE_INITIAL) in format_session_state_extra()
47 switch (ss->extra.to_initial.reason) { in format_session_state_extra()
49 if (ss->extra.to_initial.reject_code != WLAN_STATUS_SUCCESS) in format_session_state_extra()
51 ss->extra.to_initial.reject_code); in format_session_state_extra()
55 switch (ss->extra.to_initial.initiator) { in format_session_state_extra()
74 fst_reason_name(ss->extra.to_initial.reason), in format_session_state_extra()
106 WPA_ASSERT(f->iface_obj.ctx); in fst_ctrl_iface_notify()
112 is = &extra->iface_state; in fst_ctrl_iface_notify()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/usb/
H A Domap-usb.txt4 - compatible : Should be "ti,omap4-musb" or "ti,omap3-musb"
5 - ti,hwmods : must be "usb_otg_hs"
6 - multipoint : Should be "1" indicating the musb controller supports
7 multipoint. This is a MUSB configuration-specific setting.
8 - num-eps : Specifies the number of endpoints. This is also a
9 MUSB configuration-specific setting. Should be set to "16"
10 - ram-bits : Specifies the ram address size. Should be set to "12"
11 - interface-type : This is a board specific setting to describe the type of
14 - mode : Should be "3" to represent OTG. "1" signifies HOST and "2"
16 - power : Should be "50". This signifies the controller can supply up to
[all …]
H A Dam33xx-usb.txt3 - compatible: ti,am33xx-usb
4 - reg: offset and length of the usbss register sets
5 - ti,hwmods : must be "usb_otg_hs"
8 at least a control module node, USB node and a PHY node. The second USB
11 Reset module
13 - compatible: ti,am335x-usb-ctrl-module
14 - reg: offset and length of the "USB control registers" in the "Control
15 Module" block. A second offset and length for the USB wake up control
17 - reg-names: "phy_ctrl" for the "USB control registers" and "wakeup" for
22 compatible: ti,am335x-usb-phy
[all …]
/freebsd/crypto/openssl/test/recipes/30-test_evp_data/
H A Devpmac_common.txt2 # Copyright 2001-2022 The OpenSSL Project Authors. All Rights Reserved.
155 Algorithm = SHA3-224
163 Algorithm = SHA3-224
169 Algorithm = SHA3-224
175 Algorithm = SHA3-256
183 Algorithm = SHA3-256
189 Algorithm = SHA3-256
195 Algorithm = SHA3-384
203 Algorithm = SHA3-384
209 Algorithm = SHA3-384
[all …]
/freebsd/usr.sbin/wpa/wpa_supplicant/
H A Dwpa_supplicant.835 .Fl c Ar config-file
36 .Op Fl C Ar ctrl
39 .Op Fl g Ar global ctrl
42 .Op Fl O Ar override ctrl
46 .Fl c Ar config-file
47 .Op Fl C Ar ctrl
66 module and can be used to configure static WEP keys
78 text-based
83 .Bl -tag -width indent
86 .It Fl c Ar config-file
[all …]
/freebsd/sys/dev/ahci/
H A Dahci_fsl_fdt.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
38 #include <sys/module.h>
177 {"fsl,ls1021a-ahci", QORIQ_AHCI_LS1021A},
178 {"fsl,ls1028a-ahci", QORIQ_AHCI_LS1028A},
179 {"fsl,ls1043a-ahci", QORIQ_AHCI_LS1043A},
180 {"fsl,ls2080a-ahci", QORIQ_AHCI_LS2080A},
181 {"fsl,ls1046a-ahci", QORIQ_AHCI_LS1046A},
182 {"fsl,ls1088a-ahci", QORIQ_AHCI_LS1088A},
183 {"fsl,ls2088a-ahci", QORIQ_AHCI_LS2088A},
[all …]
/freebsd/sys/dev/iicbus/rtc/
H A Dds1672.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
34 #include <sys/module.h>
50 #define DS1672_COUNTER 0 /* counter (bytes 0-3) */
100 uint8_t ctrl; in ds1672_init() local
103 error = ds1672_read(dev, DS1672_CTRL, &ctrl, 1); in ds1672_init()
110 if (ctrl & DS1672_CTRL_EOSC) { in ds1672_init()
113 ctrl &= ~DS1672_CTRL_EOSC; /* Start oscillator. */ in ds1672_init()
114 error = ds1672_write(dev, DS1672_CTRL, &ctrl, 1); in ds1672_init()
133 sc->sc_dev = dev; in ds1672_attach()
[all …]
/freebsd/sys/dev/etherswitch/arswitch/
H A Darswitch_phy.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2011-2012 Stefan Bethke.
35 #include <sys/module.h>
114 uint32_t data = 0, ctrl; in arswitch_readphy_internal() local
140 for (timeout = 100; timeout--; ) { in arswitch_readphy_internal()
141 ctrl = arswitch_readreg_msb(dev, a); in arswitch_readphy_internal()
142 if ((ctrl & AR8X16_MDIO_CTRL_BUSY) == 0) in arswitch_readphy_internal()
168 return (-1); in arswitch_readphy_internal()
175 uint32_t ctrl; in arswitch_writephy_internal() local
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dimx8mp-audiomix.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/imx8mp-audiomix.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marek Vasut <marex@denx.de>
18 const: fsl,imx8mp-audio-blk-ctrl
23 power-domains:
30 clock-names:
32 - const: ahb
33 - const: sai1
[all …]
/freebsd/sys/arm64/qualcomm/
H A Dqcom_gcc.c1 /*-
7 * FA8650-15-C-7558 ("CADETS"), as part of the DARPA Transparent Computing
38 #include <sys/module.h>
47 #define AHB_CBCR_CLK_ENABLE (1 << 0) /* AHB clk branch ctrl */
49 #define ETR_USB_CBCR_CLK_ENABLE (1 << 0) /* ETR USB clk branch ctrl */
51 #define DAP_CBCR_CLK_ENABLE (1 << 0) /* DAP clk branch ctrl */
54 { "qcom,gcc-msm8916", 1 },
64 { -1, 0 }
76 bus_write_4(sc->res, GCC_QDSS_BCR, GCC_QDSS_BCR_BLK_ARES); in qcom_qdss_enable()
79 bus_write_4(sc->res, GCC_QDSS_CFG_AHB_CBCR, AHB_CBCR_CLK_ENABLE); in qcom_qdss_enable()
[all …]
/freebsd/sys/dev/sound/macio/
H A Di2s.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause AND BSD-3-Clause
27 /*-
63 #include <sys/module.h>
136 int ctrl; member
137 int detect_active; /* for extint-gpio */
138 int level; /* for extint-gpio */
139 struct i2s_softc *i2s; /* for extint-gpio */
195 sc->aoa.sc_dev = self; in i2s_attach()
196 sc->node = ofw_bus_get_node(self); in i2s_attach()
[all …]
/freebsd/sys/dev/usb/input/
H A Dusbhid.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
45 #include <sys/module.h>
105 struct usb_device_request ctrl; /* CTRL xfers */ member
161 len = xfer_ctx->req.intr.maxlen; in usbhid_intr_out_callback()
164 xfer_ctx->error = 0; in usbhid_intr_out_callback()
168 usbd_copy_in(pc, 0, xfer_ctx->buf, len); in usbhid_intr_out_callback()
171 xfer_ctx->req.intr.maxlen = 0; in usbhid_intr_out_callback()
174 xfer_ctx->error = 0; in usbhid_intr_out_callback()
183 xfer_ctx->error = EIO; in usbhid_intr_out_callback()
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am62-wakeup.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/bus/ti-sysc.h>
12 bootph-all;
13 compatible = "syscon", "simple-mfd";
15 #address-cells = <1>;
16 #size-cells = <1>;
20 bootph-all;
21 compatible = "ti,am654-chipid";
25 cpsw_mac_syscon: ethernet-mac-syscon@200 {
[all …]
/freebsd/stand/forth/
H A Dbeastie.4th.81 .\" Copyright (c) 2011-2012 Devin Teske
30 .Nd FreeBSD ASCII art boot module
55 file, so it is not needed (and should not be re-issued) in a normal setup.
59 .Bl -tag -width disable-module_module -compact -offset indent
60 .It Ic draw-beastie
84 .It Ic clear-beastie
87 .It Ic beastie-start
95 During the delay the user can press Ctrl-C to fall back to
102 .Bl -tag -width bootfile -offset indent
123 The beastie boot menu is always skipped if running non-x86 hardware.
[all …]
/freebsd/sys/contrib/dev/athk/ath10k/
H A Dahb.c1 // SPDX-License-Identifier: ISC
3 * Copyright (c) 2016-2017 Qualcomm Atheros, Inc. All rights reserved.
6 #include <linux/module.h>
17 { .compatible = "qcom,ipq4019-wifi",
30 return &ath10k_pci_priv(ar)->ahb[0]; in ath10k_ahb_priv()
37 iowrite32(value, ar_ahb->mem + offset); in ath10k_ahb_write32()
44 return ioread32(ar_ahb->mem + offset); in ath10k_ahb_read32()
51 return ioread32(ar_ahb->gcc_mem + offset); in ath10k_ahb_gcc_read32()
58 iowrite32(value, ar_ahb->tcsr_mem + offset); in ath10k_ahb_tcsr_write32()
65 return ioread32(ar_ahb->tcsr_mem + offset); in ath10k_ahb_tcsr_read32()
[all …]

1234567891011