Home
last modified time | relevance | path

Searched full:cpg (Results 1 – 25 of 235) sorted by relevance

12345678910

/linux/arch/arm64/boot/dts/renesas/
H A Dr9a07g043.dtsi8 #include <dt-bindings/clock/r9a07g043-cpg.h>
140 clocks = <&cpg CPG_MOD R9A07G043_MTU_X_MCK_MTU3>;
141 power-domains = <&cpg>;
142 resets = <&cpg R9A07G043_MTU_X_PRESET_MTU3>;
155 clocks = <&cpg CPG_MOD R9A07G043_SSI0_PCLK2>,
156 <&cpg CPG_MOD R9A07G043_SSI0_PCLK_SFR>,
159 resets = <&cpg R9A07G043_SSI0_RST_M2_REG>;
162 power-domains = <&cpg>;
175 clocks = <&cpg CPG_MOD R9A07G043_SSI1_PCLK2>,
176 <&cpg CPG_MOD R9A07G043_SSI1_PCLK_SFR>,
[all …]
H A Dr9a09g011.dtsi9 #include <dt-bindings/clock/r9a09g011-cpg.h>
42 clocks = <&cpg CPG_MOD R9A09G011_CA53_CLK>;
68 clocks = <&cpg CPG_MOD R9A09G011_GIC_CLK>;
78 clocks = <&cpg CPG_MOD R9A09G011_SDI0_IMCLK>,
79 <&cpg CPG_MOD R9A09G011_SDI0_CLK_HS>,
80 <&cpg CPG_MOD R9A09G011_SDI0_IMCLK2>,
81 <&cpg CPG_MOD R9A09G011_SDI0_ACLK>;
83 resets = <&cpg R9A09G011_SDI0_IXRST>;
84 power-domains = <&cpg>;
94 clocks = <&cpg CPG_MOD R9A09G011_SDI1_IMCLK>,
[all …]
H A Dr8a77990.dtsi8 #include <dt-bindings/clock/r8a77990-cpg-mssr.h>
84 clocks = <&cpg CPG_CORE R8A77990_CLK_Z2>;
96 clocks = <&cpg CPG_CORE R8A77990_CLK_Z2>;
168 clocks = <&cpg CPG_MOD 402>;
170 resets = <&cpg 402>;
178 clocks = <&cpg CPG_CORE R8A77990_CLK_OSC>;
180 resets = <&cpg 401>;
194 clocks = <&cpg CPG_MOD 912>;
196 resets = <&cpg 912>;
209 clocks = <&cpg CPG_MOD 911>;
[all …]
H A Dr8a77995.dtsi9 #include <dt-bindings/clock/r8a77995-cpg-mssr.h>
101 clocks = <&cpg CPG_MOD 402>;
103 resets = <&cpg 402>;
111 clocks = <&cpg CPG_CORE R8A77995_CLK_OSC>;
113 resets = <&cpg 401>;
127 clocks = <&cpg CPG_MOD 912>;
129 resets = <&cpg 912>;
142 clocks = <&cpg CPG_MOD 911>;
144 resets = <&cpg 911>;
157 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a774c0.dtsi8 #include <dt-bindings/clock/r8a774c0-cpg-mssr.h>
83 clocks = <&cpg CPG_CORE R8A774C0_CLK_Z2>;
94 clocks = <&cpg CPG_CORE R8A774C0_CLK_Z2>;
153 clocks = <&cpg CPG_MOD 402>;
155 resets = <&cpg 402>;
169 clocks = <&cpg CPG_MOD 912>;
171 resets = <&cpg 912>;
184 clocks = <&cpg CPG_MOD 911>;
186 resets = <&cpg 911>;
199 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr9a07g043u.dtsi28 clocks = <&cpg CPG_CORE R9A07G043_CLK_I>;
66 clocks = <&cpg CPG_MOD R9A07G043_CRU_VCLK>,
67 <&cpg CPG_MOD R9A07G043_CRU_PCLK>,
68 <&cpg CPG_MOD R9A07G043_CRU_ACLK>;
74 resets = <&cpg R9A07G043_CRU_PRESETN>,
75 <&cpg R9A07G043_CRU_ARESETN>;
77 power-domains = <&cpg>;
101 clocks = <&cpg CPG_MOD R9A07G043_CRU_SYSCLK>,
102 <&cpg CPG_MOD R9A07G043_CRU_VCLK>,
103 <&cpg CPG_MOD R9A07G043_CRU_PCLK>;
[all …]
/linux/arch/arm/boot/dts/renesas/
H A Dr8a7794.dtsi9 #include <dt-bindings/clock/r8a7794-cpg-mssr.h>
72 clocks = <&cpg CPG_CORE R8A7794_CLK_Z2>;
83 clocks = <&cpg CPG_CORE R8A7794_CLK_Z2>;
134 clocks = <&cpg CPG_MOD 402>;
136 resets = <&cpg 402>;
150 clocks = <&cpg CPG_MOD 912>;
152 resets = <&cpg 912>;
165 clocks = <&cpg CPG_MOD 911>;
167 resets = <&cpg 911>;
180 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a7792.dtsi8 #include <dt-bindings/clock/r8a7792-cpg-mssr.h>
55 clocks = <&cpg CPG_CORE R8A7792_CLK_Z>;
66 clocks = <&cpg CPG_CORE R8A7792_CLK_Z>;
124 clocks = <&cpg CPG_MOD 402>;
126 resets = <&cpg 402>;
140 clocks = <&cpg CPG_MOD 912>;
142 resets = <&cpg 912>;
155 clocks = <&cpg CPG_MOD 911>;
157 resets = <&cpg 911>;
170 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a7743.dtsi10 #include <dt-bindings/clock/r8a7743-cpg-mssr.h>
59 clocks = <&cpg CPG_CORE R8A7743_CLK_Z>;
79 clocks = <&cpg CPG_CORE R8A7743_CLK_Z>;
144 clocks = <&cpg CPG_MOD 402>;
146 resets = <&cpg 402>;
160 clocks = <&cpg CPG_MOD 912>;
162 resets = <&cpg 912>;
175 clocks = <&cpg CPG_MOD 911>;
177 resets = <&cpg 911>;
190 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a7744.dtsi10 #include <dt-bindings/clock/r8a7744-cpg-mssr.h>
59 clocks = <&cpg CPG_CORE R8A7744_CLK_Z>;
79 clocks = <&cpg CPG_CORE R8A7744_CLK_Z>;
144 clocks = <&cpg CPG_MOD 402>;
146 resets = <&cpg 402>;
160 clocks = <&cpg CPG_MOD 912>;
162 resets = <&cpg 912>;
175 clocks = <&cpg CPG_MOD 911>;
177 resets = <&cpg 911>;
190 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a7791.dtsi10 #include <dt-bindings/clock/r8a7791-cpg-mssr.h>
78 clocks = <&cpg CPG_CORE R8A7791_CLK_Z>;
99 clocks = <&cpg CPG_CORE R8A7791_CLK_Z>;
167 clocks = <&cpg CPG_MOD 402>;
169 resets = <&cpg 402>;
183 clocks = <&cpg CPG_MOD 912>;
185 resets = <&cpg 912>;
198 clocks = <&cpg CPG_MOD 911>;
200 resets = <&cpg 911>;
213 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a77470.dtsi10 #include <dt-bindings/clock/r8a77470-cpg-mssr.h>
35 clocks = <&cpg CPG_CORE R8A77470_CLK_Z2>;
46 clocks = <&cpg CPG_CORE R8A77470_CLK_Z2>;
95 clocks = <&cpg CPG_MOD 402>;
97 resets = <&cpg 402>;
111 clocks = <&cpg CPG_MOD 912>;
113 resets = <&cpg 912>;
126 clocks = <&cpg CPG_MOD 911>;
128 resets = <&cpg 911>;
141 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr8a7745.dtsi10 #include <dt-bindings/clock/r8a7745-cpg-mssr.h>
74 clocks = <&cpg CPG_CORE R8A7745_CLK_Z2>;
85 clocks = <&cpg CPG_CORE R8A7745_CLK_Z2>;
139 clocks = <&cpg CPG_MOD 912>;
141 resets = <&cpg 912>;
154 clocks = <&cpg CPG_MOD 911>;
156 resets = <&cpg 911>;
169 clocks = <&cpg CPG_MOD 910>;
171 resets = <&cpg 910>;
184 clocks = <&cpg CPG_MOD 909>;
[all …]
H A Dr8a7790.dtsi10 #include <dt-bindings/clock/r8a7790-cpg-mssr.h>
79 clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
101 clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
123 clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
145 clocks = <&cpg CPG_CORE R8A7790_CLK_Z>;
167 clocks = <&cpg CPG_CORE R8A7790_CLK_Z2>;
179 clocks = <&cpg CPG_CORE R8A7790_CLK_Z2>;
191 clocks = <&cpg CPG_CORE R8A7790_CLK_Z2>;
203 clocks = <&cpg CPG_CORE R8A7790_CLK_Z2>;
280 clocks = <&cpg CPG_MOD 402>;
[all …]
H A Dr8a7742.dtsi8 #include <dt-bindings/clock/r8a7742-cpg-mssr.h>
57 clocks = <&cpg CPG_CORE R8A7742_CLK_Z>;
79 clocks = <&cpg CPG_CORE R8A7742_CLK_Z>;
101 clocks = <&cpg CPG_CORE R8A7742_CLK_Z>;
123 clocks = <&cpg CPG_CORE R8A7742_CLK_Z>;
145 clocks = <&cpg CPG_CORE R8A7742_CLK_Z2>;
155 clocks = <&cpg CPG_CORE R8A7742_CLK_Z2>;
165 clocks = <&cpg CPG_CORE R8A7742_CLK_Z2>;
175 clocks = <&cpg CPG_CORE R8A7742_CLK_Z2>;
248 clocks = <&cpg CPG_MOD 402>;
[all …]
H A Dr8a7793.dtsi8 #include <dt-bindings/clock/r8a7793-cpg-mssr.h>
70 clocks = <&cpg CPG_CORE R8A7793_CLK_Z>;
91 clocks = <&cpg CPG_CORE R8A7793_CLK_Z>;
152 clocks = <&cpg CPG_MOD 402>;
154 resets = <&cpg 402>;
168 clocks = <&cpg CPG_MOD 912>;
170 resets = <&cpg 912>;
183 clocks = <&cpg CPG_MOD 911>;
185 resets = <&cpg 911>;
198 clocks = <&cpg CPG_MOD 910>;
[all …]
H A Dr7s9210.dtsi10 #include <dt-bindings/clock/r7s9210-cpg-mssr.h>
81 clocks = <&cpg CPG_MOD 47>;
83 power-domains = <&cpg>;
98 clocks = <&cpg CPG_MOD 46>;
100 power-domains = <&cpg>;
115 clocks = <&cpg CPG_MOD 45>;
117 power-domains = <&cpg>;
132 clocks = <&cpg CPG_MOD 44>;
134 power-domains = <&cpg>;
149 clocks = <&cpg CPG_MOD 43>;
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Drenesas,cpg-clocks.yaml4 $id: http://devicetree.org/schemas/clock/renesas,cpg-clocks.yaml#
7 title: Renesas Clock Pulse Generator (CPG)
13 The Clock Pulse Generator (CPG) generates core clocks for the SoC. It
16 The CPG may also provide a Clock Domain for SoC devices, in combination with
17 the CPG Module Stop (MSTP) Clocks.
22 - const: renesas,r8a73a4-cpg-clocks # R-Mobile APE6
23 - const: renesas,r8a7740-cpg-clocks # R-Mobile A1
24 - const: renesas,r8a7778-cpg-clocks # R-Car M1
25 - const: renesas,r8a7779-cpg-clocks # R-Car H1
28 - renesas,r7s72100-cpg-clocks # RZ/A1H
[all …]
H A Drenesas,rzv2h-cpg.yaml4 $id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml#
7 title: Renesas RZ/{G3E,V2H(P),V2N} Clock Pulse Generator (CPG)
13 On Renesas RZ/{G3E,V2H(P),V2N} SoCs, the CPG (Clock Pulse Generator) handles
21 - renesas,r9a09g047-cpg # RZ/G3E
22 - renesas,r9a09g056-cpg # RZ/V2N
23 - renesas,r9a09g057-cpg # RZ/V2H
42 - For CPG core clocks, the two clock specifier cells must be "CPG_CORE"
44 <dt-bindings/clock/renesas,r9a09g0*-cpg.h>,
77 compatible = "renesas,r9a09g057-cpg";
H A Drenesas,cpg-div6-clock.yaml4 $id: http://devicetree.org/schemas/clock/renesas,cpg-div6-clock.yaml#
7 title: Renesas CPG DIV6 Clock
13 The CPG DIV6 clocks are variable factor clocks provided by the Clock Pulse
14 Generator (CPG). Their clock input is divided by a configurable factor from 1
24 - const: renesas,cpg-div6-clock
56 compatible = "renesas,r8a73a4-cpg-clocks";
67 compatible = "renesas,r8a73a4-div6-clock", "renesas,cpg-div6-clock";
/linux/drivers/clk/renesas/
H A Dclk-r8a7740.c3 * r8a7740 Core CPG Clocks
59 r8a7740_cpg_register_clock(struct device_node *np, struct r8a7740_cpg *cpg, in r8a7740_cpg_register_clock() argument
137 table, &cpg->lock); in r8a7740_cpg_register_clock()
143 struct r8a7740_cpg *cpg; in r8a7740_cpg_clocks_init() local
158 cpg = kzalloc_obj(*cpg); in r8a7740_cpg_clocks_init()
160 if (cpg == NULL || clks == NULL) { in r8a7740_cpg_clocks_init()
167 spin_lock_init(&cpg->lock); in r8a7740_cpg_clocks_init()
169 cpg->data.clks = clks; in r8a7740_cpg_clocks_init()
170 cpg->data.clk_num = num_clks; in r8a7740_cpg_clocks_init()
183 clk = r8a7740_cpg_register_clock(np, cpg, base, name); in r8a7740_cpg_clocks_init()
[all …]
H A Dclk-r8a73a4.c3 * r8a73a4 Core CPG Clocks
58 r8a73a4_cpg_register_clock(struct device_node *np, struct r8a73a4_cpg *cpg, in r8a73a4_cpg_register_clock() argument
181 table, &cpg->lock); in r8a73a4_cpg_register_clock()
187 struct r8a73a4_cpg *cpg; in r8a73a4_cpg_clocks_init() local
199 cpg = kzalloc_obj(*cpg); in r8a73a4_cpg_clocks_init()
201 if (cpg == NULL || clks == NULL) { in r8a73a4_cpg_clocks_init()
208 spin_lock_init(&cpg->lock); in r8a73a4_cpg_clocks_init()
210 cpg->data.clks = clks; in r8a73a4_cpg_clocks_init()
211 cpg->data.clk_num = num_clks; in r8a73a4_cpg_clocks_init()
224 clk = r8a73a4_cpg_register_clock(np, cpg, base, name); in r8a73a4_cpg_clocks_init()
[all …]
H A Dclk-sh73a0.c3 * sh73a0 Core CPG Clocks
72 sh73a0_cpg_register_clock(struct device_node *np, struct sh73a0_cpg *cpg, in sh73a0_cpg_register_clock() argument
155 table, &cpg->lock); in sh73a0_cpg_register_clock()
161 struct sh73a0_cpg *cpg; in sh73a0_cpg_clocks_init() local
173 cpg = kzalloc_obj(*cpg); in sh73a0_cpg_clocks_init()
175 if (cpg == NULL || clks == NULL) { in sh73a0_cpg_clocks_init()
182 spin_lock_init(&cpg->lock); in sh73a0_cpg_clocks_init()
184 cpg->data.clks = clks; in sh73a0_cpg_clocks_init()
185 cpg->data.clk_num = num_clks; in sh73a0_cpg_clocks_init()
203 clk = sh73a0_cpg_register_clock(np, cpg, base, name); in sh73a0_cpg_clocks_init()
[all …]
H A Drenesas-cpg-mssr.c32 #include <dt-bindings/clock/renesas-cpg-mssr.h>
34 #include "renesas-cpg-mssr.h"
180 * @dev: CPG/MSSR device
181 * @reg_layout: CPG/MSSR register layout
182 * @np: Device node in DT for this CPG/MSSR module
230 * @priv: CPG/MSSR private data
402 dev_err(dev, "Invalid CPG clock type %u\n", clkspec->args[0]); in cpg_mssr_clk_src_twocell_get()
610 dev_dbg(dev, "CPG/MSSR clock domain not yet available\n"); in cpg_mssr_attach_dev()
890 .compatible = "renesas,r7s9210-cpg-mssr",
896 .compatible = "renesas,r8a7742-cpg-mssr",
[all …]
/linux/arch/arm/mach-shmobile/
H A Dsetup-rcar-gen2.c22 { .compatible = "renesas,r8a7742-cpg-mssr", .data = "extal" },
23 { .compatible = "renesas,r8a7743-cpg-mssr", .data = "extal" },
24 { .compatible = "renesas,r8a7744-cpg-mssr", .data = "extal" },
25 { .compatible = "renesas,r8a7790-cpg-mssr", .data = "extal" },
26 { .compatible = "renesas,r8a7791-cpg-mssr", .data = "extal" },
27 { .compatible = "renesas,r8a7793-cpg-mssr", .data = "extal" },
34 struct device_node *cpg, *extal; in get_extal_freq() local
38 cpg = of_find_matching_node_and_match(NULL, cpg_matches, &match); in get_extal_freq()
39 if (!cpg) in get_extal_freq()
43 idx = of_property_match_string(cpg, "clock-names", match->data); in get_extal_freq()
[all …]

12345678910