| /linux/arch/arc/boot/dts/ |
| H A D | skeleton_hs_idu.dtsi | 21 clocks = <&core_clk>;
27 clocks = <&core_clk>;
33 clocks = <&core_clk>;
39 clocks = <&core_clk>;
48 clocks = <&core_clk>;
54 clocks = <&core_clk>;
|
| H A D | skeleton_hs.dtsi | 21 clocks = <&core_clk>;
30 clocks = <&core_clk>;
36 clocks = <&core_clk>;
42 clocks = <&core_clk>;
|
| H A D | hsdk.dts | 37 clocks = <&core_clk>;
44 clocks = <&core_clk>;
51 clocks = <&core_clk>;
58 clocks = <&core_clk>;
100 clocks = <&core_clk>;
106 clocks = <&core_clk>;
123 core_clk: core-clk@0 { label
134 assigned-clocks = <&core_clk>;
|
| H A D | skeleton.dtsi | 26 clocks = <&core_clk>;
35 clocks = <&core_clk>;
41 clocks = <&core_clk>;
|
| H A D | nsim_700.dts | 32 core_clk: core_clk { label
|
| H A D | vdk_axc003.dtsi | 24 core_clk: core_clk { label
|
| H A D | vdk_axc003_idu.dtsi | 25 core_clk: core_clk { label
|
| H A D | haps_hs_idu.dts | 37 core_clk: core_clk { label
|
| H A D | nsimosci.dts | 35 core_clk: core_clk { label
|
| H A D | nsimosci_hs.dts | 35 core_clk: core_clk { label
|
| H A D | haps_hs.dts | 40 core_clk: core_clk { label
|
| H A D | nsimosci_hs_idu.dts | 33 core_clk: core_clk { label
|
| /linux/arch/arm/mach-omap2/ |
| H A D | clkt2xxx_dpllcore.c | 3 * DPLL + CORE_CLK composite clock functions
44 * omap2xxx_clk_get_core_rate - return the CORE_CLK rate
46 * Returns the CORE_CLK rate. CORE_CLK can have one of three rate
54 long long core_clk; in omap2xxx_clk_get_core_rate() local
59 core_clk = omap2_get_dpll_rate(dpll_core_ck); in omap2xxx_clk_get_core_rate()
64 core_clk = 32768; in omap2xxx_clk_get_core_rate()
66 core_clk *= v; in omap2xxx_clk_get_core_rate()
68 return core_clk; in omap2xxx_clk_get_core_rate()
|
| /linux/arch/arm/boot/dts/marvell/ |
| H A D | orion5x.dtsi | 28 clocks = <&core_clk 0>;
38 clocks = <&core_clk 0>;
48 clocks = <&core_clk 0>;
58 clocks = <&core_clk 0>;
94 clocks = <&core_clk 0>;
103 clocks = <&core_clk 0>;
112 clocks = <&core_clk 0>;
137 clocks = <&core_clk 0>;
145 clocks = <&core_clk 0>;
|
| H A D | dove.dtsi | 185 clocks = <&core_clk 0>;
198 clocks = <&core_clk 0>;
207 clocks = <&core_clk 0>;
216 clocks = <&core_clk 0>;
227 clocks = <&core_clk 0>;
236 clocks = <&core_clk 0>;
247 clocks = <&core_clk 0>;
282 clocks = <&core_clk 0>;
290 clocks = <&core_clk 0>;
482 clocks = <&core_clk 0>;
[all …]
|
| H A D | kirkwood.dtsi | 21 clocks = <&core_clk 1>, <&core_clk 3>, <&gate_clk 11>;
122 core_clk: core-clocks@10030 { label
222 clocks = <&core_clk 0>;
243 clocks = <&core_clk 0>;
|
| /linux/drivers/char/hw_random/ |
| H A D | meson-rng.c | 90 struct clk *core_clk; in meson_rng_probe() local
105 core_clk = devm_clk_get_optional_enabled(dev, "core"); in meson_rng_probe()
106 if (IS_ERR(core_clk)) in meson_rng_probe()
107 return dev_err_probe(dev, PTR_ERR(core_clk), in meson_rng_probe()
|
| /linux/Documentation/devicetree/bindings/ufs/ |
| H A D | qcom,ufs.yaml | 80 - const: core_clk
109 - const: core_clk
138 - const: core_clk
221 clock-names = "core_clk",
|
| H A D | cdns,ufshc.yaml | 42 - const: core_clk
72 clock-names = "core_clk", "phy_clk";
|
| H A D | samsung,exynos-ufs.yaml | 51 - const: core_clk
127 clock-names = "core_clk", "sclk_unipro_main";
|
| /linux/Documentation/devicetree/bindings/media/ |
| H A D | allegro,al5e.yaml | 53 - const: core_clk
83 clock-names = "core_clk", "mcu_clk", "m_axi_core_aclk",
100 clock-names = "core_clk", "mcu_clk", "m_axi_core_aclk",
|
| /linux/drivers/soc/qcom/ |
| H A D | ice.c | 110 struct clk *core_clk; member
313 err = clk_prepare_enable(ice->core_clk); in qcom_ice_resume()
326 clk_disable_unprepare(ice->core_clk); in qcom_ice_suspend()
579 engine->core_clk = devm_clk_get_optional_enabled(dev, "ice_core_clk"); in qcom_ice_create()
580 if (!engine->core_clk) in qcom_ice_create()
581 engine->core_clk = devm_clk_get_optional_enabled(dev, "ice"); in qcom_ice_create()
582 if (!engine->core_clk) in qcom_ice_create()
583 engine->core_clk = devm_clk_get_enabled(dev, NULL); in qcom_ice_create()
584 if (IS_ERR(engine->core_clk)) in qcom_ice_create()
585 return ERR_CAST(engine->core_clk); in qcom_ice_create()
|
| /linux/Documentation/devicetree/bindings/misc/ |
| H A D | xlnx,sd-fec.yaml | 48 - const: core_clk
52 - core_clk
130 clock-names = "core_clk", "s_axi_aclk", "s_axis_ctrl_aclk",
|
| /linux/drivers/misc/ |
| H A D | xilinx_sdfec.c | 170 * @core_clk: Main processing clock for core
180 struct clk *core_clk; member
1199 clks->core_clk = devm_clk_get(&pdev->dev, "core_clk"); in xsdfec_clk_init()
1200 if (IS_ERR(clks->core_clk)) { in xsdfec_clk_init()
1201 dev_err(&pdev->dev, "failed to get core_clk"); in xsdfec_clk_init()
1202 return PTR_ERR(clks->core_clk); in xsdfec_clk_init()
1266 err = clk_prepare_enable(clks->core_clk); in xsdfec_clk_init()
1268 dev_err(&pdev->dev, "failed to enable core_clk (%d)", err); in xsdfec_clk_init()
1330 clk_disable_unprepare(clks->core_clk); in xsdfec_clk_init()
1343 clk_disable_unprepare(clks->core_clk); in xsdfec_disable_all_clks()
|
| /linux/drivers/gpu/drm/imagination/ |
| H A D | pvr_device.c | 80 * Sets struct pvr_device->core_clk, struct pvr_device->sys_clk and
100 struct clk *core_clk; in pvr_device_clk_init() local
104 core_clk = devm_clk_get(drm_dev->dev, "core"); in pvr_device_clk_init()
105 if (IS_ERR(core_clk)) in pvr_device_clk_init()
106 return dev_err_probe(drm_dev->dev, PTR_ERR(core_clk), in pvr_device_clk_init()
119 pvr_dev->core_clk = core_clk; in pvr_device_clk_init()
|