/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | snps,dw-pcie-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/snps,dw-pci [all...] |
/freebsd/sys/contrib/device-tree/Bindings/input/touchscreen/ |
H A D | touchscreen.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Dmitry Torokhov <dmitry.torokhov@gmail.com> 20 touchscreen-min- [all...] |
/freebsd/sys/contrib/device-tree/Bindings/dma/ |
H A D | st,stm32-dma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/dma/st,stm32-dma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectronics STM32 DMA Controller 10 The STM32 DMA is a general-purpose direct memory access controller capable of 12 DMA clients connected to the STM32 DMA controller must use the format 13 described in the dma.txt file, using a four-cell specifier for each 14 channel: a phandle to the DMA controller plus the following four integer cells: 18 dependent: [all …]
|
H A D | atmel-dma.txt | 1 * Atmel Direct Memory Access Controller (DMA) 4 - compatible: Should be "atmel,<chip>-dma". 5 - reg: Should contain DMA registers location and length. 6 - interrupts: Should contain DMA interrupt. 7 - #dma-cells: Must be <2>, used to represent the number of integer cells in 13 compatible = "atmel,at91sam9g45-dma"; 16 #dma-cells = <2>; 19 DMA clients connected to the Atmel DMA controller must use the format 20 described in the dma.txt file, using a three-cell specifier for each channel: 24 1. A phandle pointing to the DMA controller. [all …]
|
H A D | socionext,uniphier-mio-dmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/dma/socionext,uniphier-mio-dmac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: UniPhier Media IO DMA controller 14 - Masahiro Yamada <yamada.masahiro@socionext.com> 17 - $ref: dma-controller.yaml# 21 const: socionext,uniphier-mio-dmac 29 The number of interrupt lines is SoC-dependent. 37 '#dma-cells': [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/media/ |
H A D | nxp,imx8-isi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/nxp,imx8-is [all...] |
/freebsd/share/doc/smm/01.setup/ |
H A D | 1.t | 70 (3)\0\0 6250bpi 2400' 9-track magnetic tapes, or 76 The tapes contain \*(Bb-byte records. 78 end-of-tape is signaled by a double end-of-file. 79 The first file on the tape is architecture dependent. 93 The standalone system syntax is currently architecture dependent and is 105 refers to the raw (``r'') interface of 9-track tape (``mt'') unit ``0''. 107 The mapping of physical addressing information (e.g. controller, target) 108 to a logical unit number is dependent on the system configuration. 109 In all simple cases, where only a single controller is present, a drive 117 advantage of to make the system less dependent on the interconnect [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/usb/ |
H A D | ci-hdrc-usb2.txt | 1 * USB2 ChipIdea USB controller for ci13xxx 4 - compatible: should be one of: 5 "fsl,imx23-usb" 6 "fsl,imx27-usb" 7 "fsl,imx28-usb" 8 "fsl,imx6q-usb" 9 "fsl,imx6sl-usb" 10 "fsl,imx6sx-usb" 11 "fsl,imx6ul-usb" 12 "fsl,imx7d-usb" [all …]
|
H A D | ci-hdrc-usb2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/ci-hdr [all...] |
/freebsd/sys/contrib/device-tree/Bindings/display/ |
H A D | solomon,ssd1307fb.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schema [all...] |
/freebsd/sys/contrib/device-tree/Bindings/reset/ |
H A D | st,stih407-powerdown.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/reset/st,stih407-powerdown.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectronics STi family Sysconfig Peripheral Powerdown Reset Controller 10 - Srinivas Kandagatla <srinivas.kandagatla@st.com> 13 This binding describes a reset controller device that is used to enable and 14 disable on-chip peripheral controllers such as USB and SATA, using 16 registers. These have been grouped together into a single reset controller 19 The actual action taken when powerdown is asserted is hardware dependent. [all …]
|
H A D | st,sti-powerdown.txt | 1 STMicroelectronics STi family Sysconfig Peripheral Powerdown Reset Controller 4 This binding describes a reset controller device that is used to enable and 5 disable on-chip peripheral controllers such as USB and SATA, using 7 registers. These have been grouped together into a single reset controller 10 The actual action taken when powerdown is asserted is hardware dependent. 16 controller binding usage. 19 - compatible: Should be "st,stih407-powerdown" 20 - #reset-cells: 1, see below 24 powerdown: powerdown-controller { 25 compatible = "st,stih407-powerdown"; [all …]
|
H A D | st,sti-picophyreset.txt | 1 STMicroelectronics STi family Sysconfig Picophy SoftReset Controller 4 This binding describes a reset controller device that is used to enable and 5 disable on-chip PicoPHY USB2 phy(s) using "softreset" control bits found in 8 The actual action taken when softreset is asserted is hardware dependent. 14 for common reset controller binding usage. 17 - compatible: Should be "st,stih407-picophyreset" 18 - #reset-cells: 1, see below 22 picophyreset: picophyreset-controller { 23 compatible = "st,stih407-picophyreset"; 24 #reset-cells = <1>; [all …]
|
H A D | st,sti-softreset.txt | 1 STMicroelectronics STi family Sysconfig Peripheral SoftReset Controller 4 This binding describes a reset controller device that is used to enable and 5 disable on-chip peripheral controllers such as USB and SATA, using 9 The actual action taken when softreset is asserted is hardware dependent. 15 controller binding usage. 18 - compatible: Should be "st,stih407-softreset"; 19 - #reset-cells: 1, see below 23 softreset: softreset-controller { 24 #reset-cells = <1>; 25 compatible = "st,stih407-softreset"; [all …]
|
H A D | st,stih407-picophyreset.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/reset/st,stih407-picophyreset.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectronics STi family Sysconfig Picophy SoftReset Controller 10 - Peter Griffin <peter.griffin@linaro.org> 13 This binding describes a reset controller device that is used to enable and 14 disable on-chip PicoPHY USB2 phy(s) using "softreset" control bits found in 17 The actual action taken when softreset is asserted is hardware dependent. 24 const: st,stih407-picophyreset [all …]
|
H A D | img,pistachio-reset.txt | 1 Pistachio Reset Controller 4 This binding describes a reset controller device that is used to enable and 8 The actual action taken when soft reset is asserted is hardware dependent. 14 for common reset controller binding usage. 18 - compatible: Contains "img,pistachio-reset" 20 - #reset-cells: Contains 1 25 compatible = "img,pistachio-cr-periph", "syscon", "simple-mfd"; 28 clock-names = "sys"; 29 #clock-cells = <1>; 31 pistachio_reset: reset-controller { [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | aspeed,sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0-or-later 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: ASPEED SD/SDIO/MMC Controller 11 - Andrew Jeffery <andrew@aj.id.au> 12 - Ryan Chen <ryanchen.aspeed@gmail.com> 15 The ASPEED SD/SDIO/eMMC controller exposes two slots implementing the SDIO 20 the slots are dependent on the common configuration area, they are described 26 - aspeed,ast2400-sd-controller 27 - aspeed,ast2500-sd-controller [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/net/can/ |
H A D | fsl-flexcan.txt | 1 Flexcan CAN controller on Freescale's ARM and PowerPC system-on-a-chip (SOC). 5 - compatible : Should be "fsl,<processor>-flexcan" 10 - fsl,p1010-flexcan 12 - reg : Offset and length of the register set for this device 13 - interrupts : Interrupt tuple for this device 17 - clock-frequency : The oscillator frequency driving the flexcan device 19 - xceiver-supply: Regulator that powers the CAN transceiver 21 - big-endian: This means the registers of FlexCAN controller are big endian. 23 device tree node then controller is assumed to be little endian. 24 if this property is present then controller is assumed to be big [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/media/i2c/ |
H A D | mipi-ccs.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 # Copyright (C) 2014--2020 Intel Corporation 4 --- 5 $id: http://devicetree.org/schemas/media/i2c/mipi-ccs.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Sakari Ailus <sakari.ailus@linux.intel.com> 17 <URL:https://www.mipi.org/specifications/camera-command-set>. 24 Documentation/devicetree/bindings/media/video-interfaces.txt . 29 - items: 30 - const: mipi-ccs-1.1 [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/i2c/ |
H A D | i2c-mux.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-mux.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Peter Rosin <peda@axentia.se> 14 uniquely in a device dependent manner. The nodes for an i2c bus 18 i2c child busses and other child nodes, the 'i2c-mux' subnode can be used for 19 populating the i2c child busses. If an 'i2c-mux' subnode is present, only 24 pattern: '^(i2c-?)?mux' 26 '#address-cells': [all …]
|
H A D | i2c-mux.txt | 4 numbered uniquely in a device dependent manner. The nodes for an i2c bus 8 - #address-cells = <1>; 9 This property is required if the i2c-mux child node does not exist. 11 - #size-cells = <0>; 12 This property is required if the i2c-mux child node does not exist. 14 - i2c-mux 16 of both i2c child busses and other child nodes, the 'i2c-mux' subnode 17 can be used for populating the i2c child busses. If an 'i2c-mux' 21 Required properties for the i2c-mux child node: 22 - #address-cells = <1>; [all …]
|
/freebsd/sys/arm64/conf/ |
H A D | NOTES | 2 # NOTES -- Lines that can be cut/pasted into kernel and hints configs. 4 # This file contains machine dependent kernel configuration notes. For 24 makeoptions DEBUG=-g # Build kernel with gdb(1) debug symbols 29 options VFP # Floating-point support 56 device al_iofic # I/O Fabric Interrupt Controller 61 device qcom_gcc # Global Clock Controller 66 # Microsoft Hyper-V 77 device al_pci # Annapurna Alpine PCI-E 78 options PCI_HP # PCI-Express native HotPlug 79 options PCI_IOV # PCI SR-IOV support [all …]
|
/freebsd/contrib/file/magic/Magdir/ |
H A D | pci_ids | 2 #------------------------------------------------------------------------------ 7 # Vendor identification (ID) https://pci-ids.ucw.cz/v2.2/pci.ids 9 0 name PCI-vendor 42 # https://blog.ladsai.com/pci-configuration-space-class-code.html 45 0 name PCI-class 50 # Any device except for VGA-Compatible devices like: 2975BIOS.BIN Trm3x5.bin 51 # BUT also NVidia44.bin vgabios-stdvga-bin.rom 53 # VGA-Compatible Device; NO EXAMPLE found here!! 57 >>0 ubyte 0x01 storage controller 58 # device sub-type and its definition is dependent upon the base-type code [all …]
|
/freebsd/sys/riscv/conf/ |
H A D | NOTES | 2 # NOTES -- Lines that can be cut/pasted into kernel and hints configs. 4 # This file contains machine dependent kernel configuration notes. For 11 makeoptions DEBUG=-g # Build kernel with gdb(1) debug symbols 23 # RISC-V SBI console 41 # NOTE: dtrace introduces CDDL-licensed components into the kernel 47 device uart_ns8250 # ns8250-type UART driver 59 device axidma # Xilinx AXI DMA Controller 62 device xilinx_spi # Xilinx AXI Quad-SPI Controller [all...] |
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | sti-dwmac.txt | 1 STMicroelectronics SoC DWMAC glue layer controller 10 - compatible : "st,stih407-dwmac" 11 - st,syscon : Should be phandle/offset pair. The phandle to the syscon node which 13 - st,gmac_en: this is to enable the gmac into a dedicated sysctl control 15 - pinctrl-0: pin-control for all the MII mode supported. 18 - resets : phandle pointing to the system reset controller wit [all...] |