/freebsd/sys/contrib/device-tree/Bindings/soc/fsl/cpm_qe/ |
H A D | fsl,cpm1-tsa.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/fsl/cpm_qe/fsl,cpm1-tsa.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: PowerQUICC CPM Time-slot assigner (TSA) controller 10 - Herve Codina <herve.codina@bootlin.com> 13 The TSA is the time-slot assigner that can be found on some PowerQUICC SoC. 14 Its purpose is to route some TDM time-slots to other internal serial 20 - enum: 21 - fsl,mpc885-tsa [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/display/panel/ |
H A D | panel-timing.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/panel/panel-timing.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Sam Ravnborg <sam@ravnborg.org> 20 +-------+----------+-------------------------------------+----------+ 24 +-------+----------+-------------------------------------+----------+ 28 +-------+----------#######################################----------+ 33 |<----->|<-------->#<-------+--------------------------->#<-------->| [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/ |
H A D | st,stm32-dfsdm-adc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-dfsdm-adc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Fabrice Gasnier <fabrice.gasnier@foss.st.com> 11 - Olivier Moysan <olivier.moysan@foss.st.com> 14 STM32 DFSDM ADC is a sigma delta analog-to-digital converter dedicated to 17 - Sigma delta modulators (motor control, metering...) 18 - PDM microphones (audio digital microphone) 28 - st,stm32h7-dfsdm [all …]
|
H A D | at91-sama5d2_adc.txt | 4 - compatible: Should be "atmel,sama5d2-adc" or "microchip,sam9x60-adc". 5 - reg: Should contain ADC registers location and length. 6 - interrupts: Should contain the IRQ line for the ADC. 7 - clocks: phandle to device clock. 8 - clock-names: Must be "adc_clk". 9 - vref-supply: Supply used as reference for conversions. 10 - vddana-supply: Supply for the adc device. 11 - atmel,min-sample-rate-hz: Minimum sampling rate, it depends on SoC. 12 - atmel,max-sample-rate-hz: Maximum sampling rate, it depends on SoC. 13 - atmel,startup-time-ms: Startup time expressed in ms, it depends on SoC. [all …]
|
H A D | nuvoton,npcm-adc.txt | 3 The NPCM ADC is a 10-bit converter for eight channel inputs. 6 - compatible: "nuvoton,npcm750-adc" for the NPCM7XX BMC. 7 - reg: specifies physical base address and size of the registers. 8 - interrupts: Contain the ADC interrupt with flags for falling edge. 9 - resets : phandle to the reset control for this device. 12 - clocks: phandle of ADC reference clock, in case the clock is not 14 - vref-supply: The regulator supply ADC reference voltage, in case the 15 vref-supply is not added the ADC will use internal voltage 21 compatible = "nuvoton,npcm750-adc";
|
H A D | nuvoton,npcm750-adc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/nuvoton,npcm750-adc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Tomer Maimon <tmaimon77@gmail.com> 13 The NPCM7XX ADC is a 10-bit converter and NPCM8XX ADC is a 12-bit converter, 19 - nuvoton,npcm750-adc 20 - nuvoton,npcm845-adc 27 description: ADC interrupt, should be set for falling edge. 36 vref-supply: [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/net/dsa/ |
H A D | qca8k.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schema [all...] |
/freebsd/sys/contrib/device-tree/Bindings/sound/ |
H A D | microchip,pdmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Codrin Ciubotariu <codrin.ciubotariu@microchip.com> 17 - $ref: dai-common.yaml# 21 const: microchip,sama7g5-pdmc 26 "#sound-dai-cells": 34 - description: Peripheral Bus Clock 35 - description: Generic Clock 37 clock-names: [all …]
|
H A D | microchip,sama7g5-pdmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/sound/microchip,sama7g5-pdmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Codrin Ciubotariu <codrin.ciubotariu@microchip.com> 17 - $ref: dai-common.yaml# 21 const: microchip,sama7g5-pdmc 26 "#sound-dai-cells": 34 - description: Peripheral Bus Clock 35 - description: Generic Clock [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/net/nfc/ |
H A D | nfcmrvl.txt | 4 - compatible: Should be: 5 - "marvell,nfc-uart" or "mrvl,nfc-uart" for UART devices 6 - "marvell,nfc-i2c" for I2C devices 7 - "marvell,nfc-spi" for SPI devices 10 - pinctrl-names: Contains only one value - "default". 11 - pintctrl-0: Specifies the pin control groups used for this controller. 12 - reset-n-io: Output GPIO pin used to reset the chip (active low). 13 - hci-muxed: Specifies that the chip is muxing NCI over HCI frames. 15 Optional UART-based chip specific properties: 16 - flow-control: Specifies that the chip is using RTS/CTS. [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/watchdog/ |
H A D | nuvoton,npcm-wdt.txt | 3 Nuvoton NPCM timer module provides five 24-bit timer counters, and a watchdog. 4 The watchdog supports a pre-timeout interrupt that fires 10ms before the 8 - compatible : "nuvoton,npcm750-wdt" for NPCM750 (Poleg), or 9 "nuvoton,wpcm450-wdt" for WPCM450 (Hermon), or 10 "nuvoton,npcm845-wdt" for NPCM845 (Arbel). 11 - reg : Offset and length of the register set for the device. 12 - interrupts : Contain the timer interrupt with flags for 13 falling edge. 16 - clocks : phandle of timer reference clock. 17 - clock-frequency : The frequency in Hz of the clock that drives the NPCM7xx [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/timer/ |
H A D | faraday,fttmr010.txt | 8 - compatible : Must be one of 10 "cortina,gemini-timer", "faraday,fttmr010" 11 "moxa,moxart-timer", "faraday,fttmr010" 12 "aspeed,ast2400-timer" 13 "aspeed,ast2500-timer" 14 "aspeed,ast2600-timer" 16 - reg : Should contain registers location and length 17 - interrupts : Should contain the three timer interrupts usually with 18 flags for falling edge 22 - clocks : a clock to provide the tick rate for "faraday,fttmr010" [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/powerpc/fsl/ |
H A D | mpc5200.txt | 2 ---------------------------- 4 (c) 2006-2009 Secret Lab Technologies Ltd 8 ------------------ 9 For mpc5200 on-chip devices, the format for each compatible value is 10 <chip>-<device>[-<mode>]. The OS should be able to match a device driver 21 "fsl,mpc5200-<device>". 29 compatible = "fsl,mpc5200b-<device>","fsl,mpc5200-<device>"; 34 ie. ethernet on mpc5200: compatible = "fsl,mpc5200-fec"; 35 ethernet on mpc5200b: compatible = "fsl,mpc5200b-fec", "fsl,mpc5200-fec"; 39 "fsl,mpc5200-psc-i2s", not "fsl,mpc5200-i2s". This convention is chosen to [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/serio/ |
H A D | ps2-gpio.txt | 1 Device-Tree binding for ps/2 gpio device 4 - compatible = "ps2-gpio" 5 - data-gpios: the data pin 6 - clk-gpios: the clock pin 7 - interrupts: Should trigger on the falling edge of the clock line. 10 - write-enable: Indicates whether write function is provided 17 compatible = "ps2-gpio"; 18 interrupt-parent = <&gpio>; 20 data-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>; 21 clk-gpios = <&gpio 23 GPIO_ACTIVE_HIGH>; [all …]
|
H A D | ps2-gpio.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serio/ps2-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Danilo Krummrich <danilokrummrich@dk-develop.de> 14 const: ps2-gpio 16 data-gpios: 18 the gpio used for the data signal - this should be flagged as 20 from <dt-bindings/gpio/gpio.h> since the signal is open drain by 24 clk-gpios: [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | mmci.txt | 11 - compatible : contains "arm,pl18x", "arm,primecell". 12 - vmmc-supply : phandle to the regulator device tree node, mentioned 16 - arm,primecell-periphid : contains the PrimeCell Peripheral ID, it overrides 18 - resets : phandle to internal reset line. 20 - vqmmc-supply : phandle to the regulator device tree node, mentioned 23 - st,sig-dir-dat0 : bus signal direction pin used for DAT[0]. 24 - st,sig-dir-dat2 : bus signal direction pin used for DAT[2]. 25 - st,sig-dir-dat31 : bus signal direction pin used for DAT[3] and DAT[1]. 26 - st,sig-dir-dat74 : bus signal direction pin used for DAT[4] to DAT[7]. 27 - st,sig-dir-cmd : cmd signal direction pin used for CMD. [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/display/tilcdc/ |
H A D | panel.txt | 1 Device-Tree bindings for tilcdc DRM generic panel output driver 4 - compatible: value should be "ti,tilcdc,panel". 5 - panel-info: configuration info to configure LCDC correctly for the panel 6 - ac-bias: AC Bias Pin Frequency 7 - ac-bias-intrpt: AC Bias Pin Transitions per Interrupt 8 - dma-burst-sz: DMA burst size 9 - bpp: Bits per pixel 10 - fdd: FIFO DMA Request Delay 11 - sync-edge: Horizontal and Vertical Sync Edge: 0=rising 1=falling 12 - sync-ctrl: Horizontal and Vertical Sync: Control: 0=ignore [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | pinctrl-st.txt | 3 Each multi-function pin is controlled, driven and routed through the 5 and multiple alternate functions(ALT1 - ALTx) that directly connect 14 GPIO bank can have one of the two possible types of interrupt-wirings. 20 | |----> [gpio-bank (n) ] 21 | |----> [gpio-bank (n + 1)] 22 [irqN]-- | irq-mux |----> [gpio-bank (n + 2)] 23 | |----> [gpio-bank (... )] 24 |_________|----> [gpio-bank (n + 7)] 28 [irqN]----> [gpio-bank (n)] 33 - compatible : should be "st,stih407-<pio-block>-pinctrl" [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/media/ |
H A D | atmel-isi.txt | 2 ---------------------------------- 5 - compatible: must be "atmel,at91sam9g45-isi" or "microchip,sam9x60-isi". 6 - reg: physical base address and length of the registers set for the device. 7 - interrupts: should contain IRQ line for the ISI. 8 - clocks: list of clock specifiers, corresponding to entries in the clock-names 9 property; please refer to clock-bindings.txt. 10 - clock-names: required elements: "isi_clk". 11 - pinctrl-names, pinctrl-0: please refer to pinctrl-bindings.txt. 15 defined in Documentation/devicetree/bindings/media/video-interfaces.txt. 18 ------------------------ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/st/ |
H A D | stm32mp15xx-dhcor-avenger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved 9 #include "stm32mp15xx-dhcor-io1v8.dtsi" 22 cec_clock: clk-cec-fixe [all...] |
H A D | stm32mp157c-odyssey.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 /dts-v1/; 8 #include "stm32mp157c-odyssey-som.dtsi" 11 model = "Seeed Studio Odyssey-STM32MP157C Board"; 12 compatible = "seeed,stm32mp157c-odyssey", 13 "seeed,stm32mp157c-odyssey-som", "st,stm32mp157"; 21 stdout-path = "serial0:115200n8"; 26 pinctrl-names = "default", "sleep"; 27 pinctrl-0 = <&dcmi_pins_b>; 28 pinctrl-1 = <&dcmi_sleep_pins_b>; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | omap-gpmc.txt | 7 - compatible: Should be set to one of the following: 9 ti,omap2420-gpmc (omap2420) 10 ti,omap2430-gpmc (omap2430) 11 ti,omap3430-gpmc (omap3430 & omap3630) 12 ti,omap4430-gpmc (omap4430 & omap4460 & omap543x) 13 ti,am3352-gpmc (am335x devices) 15 - reg: A resource specifier for the register space 17 - ti,hwmods: Should be set to "ti,gpmc" until the DT transition is 19 - #address-cells: Must be set to 2 to allow memory address translation 20 - #size-cells: Must be set to 1 to allow CS address passing [all …]
|
H A D | ti,gpmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/memory-controller [all...] |
/freebsd/sys/contrib/device-tree/Bindings/hwmon/ |
H A D | npcm750-pwm-fan.txt | 3 The Nuvoton BMC NPCM7XX supports 8 Pulse-width modulation (PWM) 6 The Nuvoton BMC NPCM8XX supports 12 Pulse-width modulation (PWM) 9 Required properties for pwm-fan node 10 - #address-cells : should be 1. 11 - #size-cells : should be 0. 12 - compatible : "nuvoton,npcm750-pwm-fa [all...] |
/freebsd/sys/contrib/device-tree/Bindings/media/i2c/ |
H A D | ov5640.txt | 1 * Omnivision OV5640 MIPI CSI-2 / parallel sensor 4 - compatible: should be "ovti,ov5640" 5 - clocks: reference to the xclk input clock. 6 - clock-names: should be "xclk". 7 - DOVDD-supply: Digital I/O voltage supply, 1.8 volts 8 - AVDD-supply: Analog voltage supply, 2.8 volts 9 - DVDD-supply: Digital core voltage supply, 1.5 volts 12 - reset-gpios: reference to the GPIO connected to the reset pin, if any. 14 - powerdown-gpios: reference to the GPIO connected to the powerdown pin, 16 - rotation: as defined in [all …]
|