Home
last modified time | relevance | path

Searched full:clk26m (Results 1 – 25 of 70) sorted by relevance

123

/linux/drivers/clk/mediatek/
H A Dclk-mt8188-topckgen.c108 "clk26m",
118 "clk26m",
125 "clk26m",
136 "clk26m",
144 "clk26m",
162 "clk26m",
180 "clk26m",
195 "clk26m",
209 "clk26m",
222 "clk26m",
[all …]
H A Dclk-mt6795-topckgen.c33 "clk26m",
40 "clk26m",
47 "clk26m",
57 "clk26m",
64 "clk26m",
70 "clk26m",
81 "clk26m",
91 "clk26m",
93 "clk26m",
94 "clk26m",
[all …]
H A Dclk-mt8173-topckgen.c34 "clk26m",
45 "clk26m",
50 "clk26m",
55 "clk26m",
67 "clk26m",
74 "clk26m",
87 "clk26m",
100 "clk26m",
103 "clk26m",
104 "clk26m",
[all …]
H A Dclk-mt2701.c28 FIXED_CLK(CLK_TOP_DPI, "dpi_ck", "clk26m",
30 FIXED_CLK(CLK_TOP_DMPLL, "dmpll_ck", "clk26m",
32 FIXED_CLK(CLK_TOP_VENCPLL, "vencpll_ck", "clk26m",
34 FIXED_CLK(CLK_TOP_HDMI_0_PIX340M, "hdmi_0_pix340m", "clk26m",
36 FIXED_CLK(CLK_TOP_HDMI_0_DEEP340M, "hdmi_0_deep340m", "clk26m",
38 FIXED_CLK(CLK_TOP_HDMI_0_PLL340M, "hdmi_0_pll340m", "clk26m",
40 FIXED_CLK(CLK_TOP_HADDS2_FB, "hadds2_fbclk", "clk26m",
42 FIXED_CLK(CLK_TOP_WBG_DIG_416M, "wbg_dig_ck_416m", "clk26m",
44 FIXED_CLK(CLK_TOP_DSI0_LNTC_DSI, "dsi0_lntc_dsi", "clk26m",
46 FIXED_CLK(CLK_TOP_HDMI_SCL_RX, "hdmi_scl_rx", "clk26m",
[all …]
H A Dclk-mt6735-topckgen.c45 * muxes and seems like an alternative name for clk26m at first,
49 FIXED_CLK(CLK_TOP_AD_SYS_26M_CK, "ad_sys_26m_ck", "clk26m", 26 * MHZ),
107 FACTOR(CLK_TOP_AD_SYS_26M_D2, "ad_sys_26m_d2", "clk26m", 1, 2)
111 "clk26m",
122 "clk26m",
127 "clk26m",
132 "clk26m",
143 "clk26m",
150 "clk26m",
161 "clk26m",
[all …]
H A Dclk-mt8195-topckgen.c32 FACTOR(CLK_TOP_CLK26M_D2, "clk26m_d2", "clk26m", 1, 2),
33 FACTOR(CLK_TOP_CLK26M_D52, "clk26m_d52", "clk26m", 1, 52),
124 "clk26m",
134 "clk26m",
141 "clk26m",
152 "clk26m",
160 "clk26m",
178 "clk26m",
196 "clk26m",
210 "clk26m",
[all …]
H A Dclk-mt2712.c37 FACTOR(CLK_TOP_SYS_26M, "sys_26m", "clk26m", 1, 1),
123 FACTOR(CLK_TOP_D2A_ULCLK_6P5M, "d2a_ulclk_6p5m", "clk26m", 1, 4),
129 "clk26m",
139 "clk26m",
144 "clk26m",
155 "clk26m",
162 "clk26m",
175 "clk26m",
187 "clk26m",
190 "clk26m",
[all …]
H A Dclk-mt8365.c26 FIXED_CLK(CLK_TOP_DSI0_LNTC_DSICK, "dsi0_lntc_dsick", "clk26m",
28 FIXED_CLK(CLK_TOP_VPLL_DPIX, "vpll_dpix", "clk26m", 75000000),
29 FIXED_CLK(CLK_TOP_LVDSTX_CLKDIG_CTS, "lvdstx_dig_cts", "clk26m",
34 FACTOR(CLK_TOP_SYS_26M_D2, "sys_26m_d2", "clk26m", 1, 2),
91 FACTOR(CLK_TOP_CLK26M_D52, "clk26m_d52", "clk26m", 1, 52),
95 "clk26m",
102 "clk26m",
109 "clk26m",
120 "clk26m",
130 "clk26m",
[all …]
H A Dclk-mt8186-topckgen.c85 "clk26m",
92 "clk26m",
101 "clk26m",
108 "clk26m",
118 "clk26m",
123 "clk26m",
134 "clk26m",
141 "clk26m",
151 "clk26m",
159 "clk26m",
[all …]
H A Dclk-mt8196-pextp.c39 GATE_PEXT(CLK_PEXT_PEXTP_MAC_P0_REF, "pext_pm0_ref", "clk26m", 1),
40 GATE_PEXT(CLK_PEXT_PEXTP_PHY_P0_MCU_BUS, "pext_pp0_mcu_bus", "clk26m", 6),
41 GATE_PEXT(CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF, "pext_pp0_pextp_ref", "clk26m", 7),
44 GATE_PEXT(CLK_PEXT_PEXTP_MAC_P0_PL_P, "pext_pm0_pl_p", "clk26m", 14),
45 GATE_PEXT(CLK_PEXT_PEXTP_VLP_AO_P0_LP, "pext_pextp_vlp_ao_p0_lp", "clk26m", 19),
71 GATE_PEXT(CLK_PEXT1_PEXTP_MAC_P1_REF, "pext1_pm1_ref", "clk26m", 1),
73 GATE_PEXT(CLK_PEXT1_PEXTP_MAC_P2_REF, "pext1_pm2_ref", "clk26m", 3),
74 GATE_PEXT(CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS, "pext1_pp1_mcu_bus", "clk26m", 8),
75 GATE_PEXT(CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF, "pext1_pp1_pextp_ref", "clk26m", 9),
76 GATE_PEXT(CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS, "pext1_pp2_mcu_bus", "clk26m", 10),
[all …]
H A Dclk-mt8196-topckgen.c249 "clk26m",
258 "clk26m",
273 "clk26m",
282 "clk26m",
293 "clk26m",
307 "clk26m",
322 "clk26m",
331 "clk26m",
336 "clk26m",
343 "clk26m",
[all …]
H A Dclk-mt8192.c91 FACTOR(CLK_TOP_CSW_F26M_D2, "csw_f26m_d2", "clk26m", 1, 2),
102 "clk26m",
112 "clk26m",
119 "clk26m",
130 "clk26m",
138 "clk26m",
151 "clk26m",
165 "clk26m",
180 "clk26m",
192 "clk26m",
[all …]
H A Dclk-mt6797.c88 "clk26m",
104 "clk26m",
111 "clk26m",
118 "clk26m",
128 "clk26m",
133 "clk26m",
134 "clk26m",
138 "clk26m",
144 "clk26m",
151 "clk26m",
[all …]
H A Dclk-mt8196-vlpckgen.c171 FACTOR(CLK_VLP_CLK26M, "vlp_clk26m", "clk26m", 1, 1),
179 "clk26m",
188 "clk26m",
195 "clk26m",
202 "clk26m",
210 "clk26m",
217 "clk26m",
225 "clk26m",
230 "clk26m",
237 "clk26m",
[all …]
H A Dclk-mt8183.c21 FIXED_CLK(CLK_TOP_CLK26M, "f_f26m_ck", "clk26m", 26000000),
33 FACTOR(CLK_TOP_CLK13M, "clk26m_d2", "clk26m", 1, 2),
34 FACTOR(CLK_TOP_F26M_CK_D2, "csw_f26m_ck_d2", "clk26m", 1, 2),
109 "clk26m",
116 "clk26m",
125 "clk26m",
136 "clk26m",
149 "clk26m",
161 "clk26m",
173 "clk26m",
[all …]
H A Dclk-mt6779.c21 FIXED_CLK(CLK_TOP_CLK26M, "f_f26m_ck", "clk26m", 26000000),
25 FACTOR(CLK_TOP_CLK13M, "clk13m", "clk26m", 1, 2),
26 FACTOR(CLK_TOP_F26M_CK_D2, "csw_f26m_ck_d2", "clk26m", 1, 2),
116 "clk26m",
123 "clk26m",
132 "clk26m",
143 "clk26m",
154 "clk26m",
165 "clk26m",
176 "clk26m",
[all …]
H A Dclk-mt8135.c105 "clk26m",
115 "clk26m",
133 "clk26m",
149 "clk26m",
155 "clk26m",
166 "clk26m",
172 "clk26m",
182 "clk26m",
193 "clk26m",
202 "clk26m",
[all …]
H A Dclk-mt8196-topckgen2.c149 "clk26m",
168 "clk26m",
187 "clk26m",
201 "clk26m",
220 "clk26m",
228 "clk26m",
241 "clk26m",
258 "clk26m",
274 "clk26m",
282 "clk26m",
[all …]
H A Dclk-mt8186-infra_ao.c96 GATE_INFRA_AO0(CLK_INFRA_AO_GCE_26M, "infra_ao_gce_26m", "clk26m", 27),
109 GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC, "infra_ao_auxadc", "clk26m", 10),
113 GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC_MD, "infra_ao_auxadc_md", "clk26m", 14),
126 GATE_INFRA_AO1(CLK_INFRA_AO_DRAMC_F26M, "infra_ao_dramc26", "clk26m", 31),
128 GATE_INFRA_AO2(CLK_INFRA_AO_RG_PWM_FBCLK6, "infra_ao_pwm_fbclk6", "clk26m", 0),
132 GATE_INFRA_AO2(CLK_INFRA_AO_AUDIO_26M_BCLK, "infra_ao_audio26m", "clk26m", 4),
136 GATE_INFRA_AO2(CLK_INFRA_AO_MODEM_TEMP_SHARE, "infra_ao_mdtemp", "clk26m", 8),
139 GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_REF, "infra_ao_ssusb_ref", "clk26m", 11),
141 GATE_INFRA_AO2(CLK_INFRA_AO_SSUSB_TOP_P1_REF, "infra_ao_ssusb_p1_ref", "clk26m", 13),
166 GATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_SSPM_26M_SELF, "infra_ao_sspm_26m", "clk26m", 3,
[all …]
H A Dclk-mt6765.c78 FIXED_CLK(CLK_TOP_CLK26M, "clk_26m_ck", "clk26m", 26000000),
165 "clk26m",
172 "clk26m",
178 "clk26m",
189 "clk26m",
199 "clk26m",
206 "clk26m",
212 "clk26m",
222 "clk26m",
227 "clk26m",
[all …]
H A Dclk-mt8188-infra_ao.c103 GATE_INFRA_AO0(CLK_INFRA_AO_GCE_26M, "infra_ao_gce_26m", "clk26m", 27),
107 GATE_INFRA_AO1(CLK_INFRA_AO_HDMI_26M, "infra_ao_hdmi_26m", "clk26m", 0),
115 "clk26m", 7, CLK_IS_CRITICAL),
117 GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC, "infra_ao_auxadc", "clk26m", 10),
121 GATE_INFRA_AO1(CLK_INFRA_AO_PCIE_TL_26M, "infra_ao_pcie_tl_26m", "clk26m", 15),
133 GATE_INFRA_AO1(CLK_INFRA_AO_DRAMC_F26M, "infra_ao_dramc26", "clk26m", 31),
138 GATE_INFRA_AO2(CLK_INFRA_AO_AUDIO_26M_BCLK, "infra_ao_audio26m", "clk26m", 4),
159 GATE_INFRA_AO3(CLK_INFRA_AO_PCIE_PERI_26M, "infra_ao_pcie_peri_26m", "clk26m", 15),
167 GATE_INFRA_AO3(CLK_INFRA_AO_PCIE_P1_PERI_26M, "infra_ao_pcie_p1_peri_26m", "clk26m", 26),
H A Dclk-mt8196-ufs_ao.c57 GATE_UFSAO1(CLK_UFSAO_UNIPRO_TX_SYM, "ufsao_unipro_tx_sym", "clk26m", 0),
58 GATE_UFSAO1(CLK_UFSAO_UNIPRO_RX_SYM0, "ufsao_unipro_rx_sym0", "clk26m", 1),
59 GATE_UFSAO1(CLK_UFSAO_UNIPRO_RX_SYM1, "ufsao_unipro_rx_sym1", "clk26m", 2),
61 GATE_UFSAO1(CLK_UFSAO_UNIPRO_SAP, "ufsao_unipro_sap", "clk26m", 4),
62 GATE_UFSAO1(CLK_UFSAO_PHY_SAP, "ufsao_phy_sap", "clk26m", 8),
H A Dclk-mt8195-infra_ao.c102 GATE_INFRA_AO0(CLK_INFRA_AO_GCE_26M, "infra_ao_gce_26m", "clk26m", 27),
113 GATE_INFRA_AO1(CLK_INFRA_AO_AUXADC, "infra_ao_auxadc", "clk26m", 10),
118 GATE_INFRA_AO1(CLK_INFRA_AO_PCIE_TL_26M, "infra_ao_pcie_tl_26m", "clk26m", 15),
130 GATE_INFRA_AO1(CLK_INFRA_AO_DRAMC_F26M, "infra_ao_dramc_f26m", "clk26m", 31),
136 GATE_INFRA_AO2(CLK_INFRA_AO_AUDIO_26M_B, "infra_ao_audio_26m_b", "clk26m", 4),
165 GATE_INFRA_AO3(CLK_INFRA_AO_PCIE_PERI_26M, "infra_ao_pcie_peri_26m", "clk26m", 15),
173 GATE_INFRA_AO3(CLK_INFRA_AO_PCIE_P1_PERI_26M, "infra_ao_pcie_p1_peri_26m", "clk26m", 26),
H A Dclk-mt8186-mcu.c13 "clk26m",
20 "clk26m",
27 "clk26m",
H A Dclk-mt6795-infracfg.c27 "clk26m",
34 "clk26m",
52 GATE_ICG(CLK_INFRA_MD1MCU, "infra_md1mcu", "clk26m", 9),
55 GATE_ICG(CLK_INFRA_DEVICE_APC, "infra_devapc", "clk26m", 12),

123