Home
last modified time | relevance | path

Searched full:chipset (Results 1 – 25 of 225) sorted by relevance

123456789

/freebsd/share/man/man4/
H A Dppc.430 .Nd Parallel Port Chipset driver
56 interface, the operating mode of the chipset is forced according to
67 bits 0-3: chipset forced mode(s)
82 bit 6: disable chipset specific detection
101 .Ss Adding support to a new chipset
102 You may want to add support for the newest chipset your motherboard was
104 For the ISA bus, just retrieve the specs of the chipset and write the
118 ppb->ppb_avm field contains the available modes of the chipset.
132 The chipset detection process may corrupt your chipset configuration.
134 disable chipset specific detection by using the above flags.
H A Dral.448 The RT2500 chipset is the first generation of 802.11b/g adapters from Ralink.
52 The RT2501 chipset is the second generation of 802.11a/b/g adapters from
56 This chipset provides support for the IEEE 802.11e standard with multiple
60 The RT2600 chipset consists of two integrated chips, an RT2661 MAC/BBP and an
62 This chipset uses the MIMO (multiple-input multiple-output) technology with
65 However, the RT2600 chipset does not support any of the 802.11n features.
67 The RT2700 chipset is a low-cost version of the RT2800 chipset.
72 The RT2800 chipset is the first generation of 802.11n adapters from Ralink.
75 The RT2800 chipset supports two transmit paths and up to three receiver
80 The RT3090 chipset is the first generation of single-chip 802.11n adapters
[all …]
H A Dmy.448 driver provides support for various NICs based on the Myson chipset.
49 The Myson chipset is a variant of the DEC Tulip NIC chipset.
56 driver provides support for various NICs based on the Myson chipset.
H A Dsnd_emu10k1.460 Creative SoundBlaster Live!\& (EMU10K1 Chipset)
62 Creative SoundBlaster Audigy (EMU10K2 Chipset)
64 Creative SoundBlaster Audigy 2 (EMU10K2 Chipset)
66 Creative SoundBlaster Audigy 2 (EMU10K3 Chipset)
H A Dsnd_fm801.450 to attach audio devices based on the Forte Media FM801 chipset.
51 This is a common chipset found in various parts used by OEM manufacturers.
55 driver supports audio devices based on the following chipset:
72 The Forte Media FM801 chipset is a sort of PCI bridge, not an actual
H A Dsnd_emu10kx.470 Creative Sound Blaster Live!\& (EMU10K1 Chipset).
73 Creative Sound Blaster Audigy (CA0100 and CA0101 Chipset).
77 Chipset).
79 of this chipset is not supported).
81 Creative Sound Blaster Audigy 2 Value (CA0108 Chipset).
83 to 48kHz/16 bit stereo (192kHz/24 bit part of this chipset is not supported).
H A Dural.448 driver supports USB 2.0 wireless adapters based on the RT2500USB chipset.
50 The RT2500USB chipset consists of two integrated chips, a RT2570 MAC/BBP
72 RT2500USB chipset, including:
H A Daue.460 AN986 Pegasus chipset.
62 The LinkSys USB10T adapters that contain the AN986 Pegasus chipset
156 LinkSys USB10T adapters that contain the AN986 Pegasus chipset,
H A Dagp.496 Acquire control of the AGP chipset for use by this client.
99 if the AGP chipset is already acquired by another client.
101 Release control of the AGP chipset.
H A Drum.456 The RT2501USB chipset is the second generation of 802.11a/b/g adapters from
61 The RT2601USB chipset consists of two integrated chips, an RT2671
63 This chipset uses the MIMO (multiple-input multiple-output) technology
H A Dsnd_solo.447 ESS Solo-1 (ES1938 Chipset)
49 ESS Solo-1E (ES1946 Chipset)
H A Duath.448 The AR5005UG chipset is made of an AR5523 multiprotocol MAC/baseband processor
52 The AR5005UX chipset is made of an AR5523 multiprotocol MAC/baseband processor
85 .It Em "Adapter" Ta Em "Chipset"
/freebsd/sys/dev/ppc/
H A Dppcreg.h36 * Parallel Port Chipset type.
53 * Parallel Port Chipset Type. SMC versus GENERIC (others)
59 * Generic structure to hold parallel port chipset info.
63 int ppc_model; /* chipset model if detected */
64 int ppc_type; /* generic or smclike chipset type */
66 int ppc_mode; /* chipset current mode */
67 int ppc_avm; /* chipset available modes */
68 int ppc_dtm; /* chipset detected modes */
107 device_t ppbus; /* parallel port chipset corresponding ppbus */
125 * Parallel Port Chipset registers.
/freebsd/sys/dev/isci/
H A Disci.c92 { 0x1d608086, "Intel(R) C600 Series Chipset SAS Controller" },
93 { 0x1d618086, "Intel(R) C600 Series Chipset SAS Controller (SATA mode)" },
94 { 0x1d628086, "Intel(R) C600 Series Chipset SAS Controller" },
95 { 0x1d638086, "Intel(R) C600 Series Chipset SAS Controller" },
96 { 0x1d648086, "Intel(R) C600 Series Chipset SAS Controller" },
97 { 0x1d658086, "Intel(R) C600 Series Chipset SAS Controller" },
98 { 0x1d668086, "Intel(R) C600 Series Chipset SAS Controller" },
99 { 0x1d678086, "Intel(R) C600 Series Chipset SAS Controller" },
100 { 0x1d688086, "Intel(R) C600 Series Chipset SAS Controller" },
101 { 0x1d698086, "Intel(R) C600 Series Chipset SA
[all...]
/freebsd/sys/dev/agp/
H A Dagpvar.h33 * The AGP chipset can be acquired by user or kernel code. If the
34 * chipset has already been acquired, it cannot be acquired by another
68 * Return the current owner of the AGP chipset.
78 * Acquire the AGP chipset for use by the kernel. Returns EBUSY if the
79 * AGP chipset is already acquired by another user.
84 * Release the AGP chipset.
H A Dagp_if.m32 # differences between various AGP chipsets into chipset mini drivers. It
82 # ensure that any mappings cached in the chipset are discarded.
98 # Allocate memory of a given type. The type is a chipset-specific
101 # the chipset. An opaque handle representing the memory region is
124 # Bind a memory region to a specific byte offset within the chipset's
/freebsd/sys/contrib/dev/rtw89/
H A DKconfig44 Select this option will enable support for 8851BE chipset
55 Select this option will enable support for 8852AE chipset
67 Select this option will enable support for 8852BE chipset
78 Select this option will enable support for 8852CE chipset
89 Select this option will enable support for 8922AE chipset
/freebsd/share/misc/
H A Dpci_vendors276 a0f8 ZFMicro Chipset USB
4830 0096 Chukar chipset SCSI controller
4859 0180 Snipe chipset SCSI controller
4888 028c Citrine chipset SCSI controller
4894 02bd Obsidian chipset SCSI controller
5561 1259 2702 AT-2700FTX (AM79C976KD [PCnet-PRO] chipset) 10/100 Mb Fiber/Copper Fast Ethernet
5597 43b0 X370 Series Chipset PCIe Upstream Port
5599 43b1 X399 Series Chipset PCIe Bridge
5600 43b4 300 Series Chipset PCIe Port
5601 43b5 X370 Series Chipset SATA Controller
[all …]
/freebsd/tools/tools/ifinfo/
H A Drfc1650.c20 static void identify_chipset(u_int32_t chipset);
103 identify_chipset(u_int32_t chipset) in identify_chipset() argument
105 enum dot3Vendors vendor = DOT3CHIPSET_VENDOR(chipset); in identify_chipset()
106 u_int part = DOT3CHIPSET_PART(chipset); in identify_chipset()
/freebsd/sys/dev/ppbus/
H A Dppbus_if.m60 # Set chipset mode
75 # Do chipset dependent low level read
85 # Do chipset dependent low level write
H A Dppbconf.h35 * Parallel Port Chipset control bits.
51 * Parallel Port Chipset status bits.
69 * Parallel Port Chipset mode masks.
172 int mode; /* XXX chipset operating mode */
210 /* Parallel Port Chipset IVARS */ /* elsewhere XXX */
H A Dppb_base.c93 * Return the chipset EPP protocol
115 /* XXX yet device mode = ppbus mode = chipset mode */ in ppb_get_mode()
123 * Set the operating mode of the chipset, return the previous mode
135 /* XXX yet device mode = ppbus mode = chipset mode */ in ppb_set_mode()
/freebsd/sys/dev/exca/
H A Dexca.c664 exca->chipset = EXCA_BOGUS; in exca_valid_slot()
683 exca->chipset = EXCA_I82365; in exca_valid_slot()
700 exca->chipset = EXCA_VG365; in exca_valid_slot()
703 exca->chipset = EXCA_VG465; in exca_valid_slot()
706 exca->chipset = EXCA_VG468; in exca_valid_slot()
709 exca->chipset = EXCA_VG469; in exca_valid_slot()
720 exca->chipset = EXCA_RF5C396; in exca_valid_slot()
723 exca->chipset = EXCA_RF5C296; in exca_valid_slot()
736 exca->chipset = EXCA_PD6722; in exca_valid_slot()
738 exca->chipset in exca_valid_slot()
[all...]
/freebsd/sys/dev/bhnd/cores/chipc/pwrctl/
H A Dbhnd_pwrctl_hostb_if.m80 * If supported by the chipset, return the clock source for the given clock.
97 * If supported by the chipset, gate the clock source for @p clock.
114 * If supported by the chipset, ungate the clock source for @p clock.
H A Dbhnd_pwrctl_private.h49 * If supported by the chipset, return the clock source for the given clock.
70 * If supported by the chipset, gate @p clock
91 * If supported by the chipset, ungate @p clock

123456789