Home
last modified time | relevance | path

Searched full:channels (Results 1 – 25 of 1780) sorted by relevance

12345678910>>...72

/freebsd/contrib/wpa/src/p2p/
H A Dp2p_utils.c87 for (i = 0; i < a->channels; i++) { in p2p_reg_class_intersect()
88 for (j = 0; j < b->channels; j++) { in p2p_reg_class_intersect()
91 res->channel[res->channels] = a->channel[i]; in p2p_reg_class_intersect()
92 res->channels++; in p2p_reg_class_intersect()
93 if (res->channels == P2P_MAX_REG_CLASS_CHANNELS) in p2p_reg_class_intersect()
102 * @a: First set of supported channels
103 * @b: Second set of supported channels
104 * @res: Data structure for returning the intersection of support channels
106 * This function can be used to find a common set of supported channels. Both
107 * input channels sets are assumed to use the same country code. If different
[all …]
H A Dp2p_invitation.c80 p2p_buf_add_channel_list(buf, p2p->cfg->country, &p2p->channels, in p2p_build_invitation_req()
117 struct p2p_channels *channels) in p2p_build_invitation_resp() argument
162 if (channels) { in p2p_build_invitation_resp()
167 p2p_buf_add_channel_list(buf, p2p->cfg->country, channels, in p2p_build_invitation_resp()
196 struct p2p_channels all_channels, intersection, *channels = NULL; in p2p_process_invitation_req() local
248 p2p_channels_union(&p2p->cfg->channels, &p2p->cfg->cli_channels, in p2p_process_invitation_req()
254 p2p_dbg(p2p, "No common channels found"); in p2p_process_invitation_req()
259 p2p_channels_dump(p2p, "own channels", &p2p->cfg->channels); in p2p_process_invitation_req()
260 p2p_channels_dump(p2p, "own client channels", &all_channels); in p2p_process_invitation_req()
261 p2p_channels_dump(p2p, "peer channels", &dev->channels); in p2p_process_invitation_req()
[all …]
/freebsd/tools/tools/ath/athrd/
H A Dathrd.134 .Nd list channels and transmit power for a country/regulatory domain
57 will display B channels only if they are not also marked as available for
58 use as G channels and similary for A and T channels.
61 will list all channels.
63 Calculate channels not assuming extended channel mode.
65 Enabling debugging in the HAL code that calculates the available channels
70 Calculate channels and transmit power for operation in
80 Mark passive scan channels with lower case letters and active
81 scan channels with upper case letters.
83 Mark channels that require DFS with a
[all …]
/freebsd/contrib/wpa/src/common/
H A Dieee802_11_common.c1374 * for HT40, VHT, and HE. DFS channels are not covered.
1401 /* 2.407 GHz, channels 1..13 */ in ieee80211_freq_to_channel_ext()
1447 /* 5 GHz, channels 36..48 */ in ieee80211_freq_to_channel_ext()
1466 /* 5 GHz, channels 52..64 */ in ieee80211_freq_to_channel_ext()
1485 /* 5 GHz, channels 149..177 */ in ieee80211_freq_to_channel_ext()
1504 /* 5 GHz, channels 100..144 */ in ieee80211_freq_to_channel_ext()
1578 /* EDMG channels 9 - 13 */ in ieee80211_freq_to_channel_ext()
1586 /* EDMG channels 17 - 20 */ in ieee80211_freq_to_channel_ext()
1594 /* EDMG channels 25 - 27 */ in ieee80211_freq_to_channel_ext()
1700 case 12: /* channels 1..11 */ in ieee80211_chan_to_freq_us()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dsprd,spi-adi.yaml20 ADI controller has 50 channels including 2 software read/write channels and
21 48 hardware channels to access analog chip. For 2 software read/write channels,
22 users should set ADI registers to access analog chip. For hardware channels,
26 triggered by hardware components instead of ADI software channels.
28 Thus we introduce one property named "sprd,hw-channels" to configure hardware
29 channels, the first value specifies the hardware channel id which is used to
34 one system is reading/writing data by ADI software channels, that should be under
36 data by ADI software channels at the same time, or two parallel routine of setting
40 The new version ADI controller supplies multiple master channels for different
64 sprd,hw-channels:
[all …]
H A Dspi-sprd-adi.txt8 ADI controller has 50 channels including 2 software read/write channels and
9 48 hardware channels to access analog chip. For 2 software read/write channels,
10 users should set ADI registers to access analog chip. For hardware channels,
14 triggered by hardware components instead of ADI software channels.
16 Thus we introduce one property named "sprd,hw-channels" to configure hardware
17 channels, the first value specifies the hardware channel id which is used to
22 one system is reading/writing data by ADI software channels, that should be under
24 data by ADI software channels at the same time, or two parallel routine of setting
28 The new version ADI controller supplies multiple master channels for different
45 - sprd,hw-channels: This is an array of channel values up to 49 channels.
[all …]
/freebsd/share/examples/sound/oss/
H A Daudio.c70 int channels; member
108 * Split input buffer into channels. Input buffer is in interleaved format
109 * which means if we have 2 channels (L and R), this is what the buffer of 8
110 * samples would contain: L,R,L,R,L,R,L,R. The result are two channels
119 channel = i % config->channels; in oss_split()
120 index = i / config->channels; in oss_split()
126 * Convert channels into interleaved format and place it in output
134 for (channel = 0; channel < config->channels; ++channel) { in oss_merge()
136 output[index * config->channels + channel] = in oss_merge()
164 if (config->channels < 1) in oss_init()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dst,stm32-adc.yaml11 It has several multiplexed input channels. Conversions can be performed
292 st,adc-channels:
294 List of single-ended channels muxed for this ADC. It can have up to:
295 - 16 channels, numbered from 0 to 15 (for in0..in15) on stm32f4
296 - 19 channels, numbered from 0 to 18 (for in0..in18) on stm32mp13.
297 - 20 channels, numbered from 0 to 19 (for in0..in19) on stm32h7 and
302 st,adc-diff-channels:
304 List of differential channels muxed for this ADC. Some channels can
309 Note: At least one of "st,adc-channels" or "st,adc-diff-channels" is
312 Both properties can be used together. Some channels can be
[all …]
H A Dadi,ad7124.yaml67 Represents the external channels which are connected to the ADC.
72 The channel number. It can have up to 8 channels on ad7124-4
73 and 16 channels on ad7124-8, numbered from 0 to 15.
89 diff-channels: true
103 - diff-channels
133 diff-channels = <0 1>;
141 diff-channels = <2 3>;
149 diff-channels = <4 5>;
154 diff-channels = <6 7>;
/freebsd/sys/contrib/device-tree/Bindings/input/touchscreen/
H A Dresistive-adc-touch.txt6 The device must be connected to an ADC device that provides channels for
12 - iio-channels: must have at least two channels connected to an ADC device.
13 These should correspond to the channels exposed by the ADC device and should
14 have the right index as the ADC device registers them. These channels
16 - iio-channel-names: must have all the channels' names. Mandatory channels
20 - iio-channels: The third channel named "pressure" is optional and can be
31 io-channels = <&adc 24>, <&adc 25>, <&adc 26>;
/freebsd/share/man/man4/
H A Dpcm.461 volume control, dynamic mixing through virtual sound channels, true full
164 To define default values for the different mixer channels,
174 multichannel matrix processor supports up to 18 interleaved channels, but the
175 limit is currently set to 8 channels (as commonly used for 7.1 surround sound).
177 re-routing of channels.
188 to adjust the number of channels used.
204 Each device can optionally support more playback and recording channels
206 .Dq virtual channels
391 The number of playback, record, virtual channels, and
426 When enabled, channels wil
[all...]
H A Dads111x.451 features such as resolution and number of input channels.
85 sysctl variables for just the channels specified in the config data.
87 channels so that you can access whichever one(s) you need.
102 change the configuration of the channels.
182 Specific channels can be configured by adding child nodes to the
185 If no channels are configured, sysctl variables will be created
186 for all possible channels supported by the device type, otherwise
187 only the specified channels are created.
229 If no channels are configured, sysctl variables will be created
230 for all possible channels supported by the device type, otherwise
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/multiplexer/
H A Dio-channel-mux.yaml16 For each non-empty string in the channels property, an io-channel will be
18 of strings in the channels property, and also matches the mux controller
27 io-channels:
37 channels:
53 - io-channels
56 - channels
73 io-channels = <&adc 0>;
77 channels = "sync", "in", "system-regulator";
/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dbrcm,bcm2835-dma.txt3 The BCM2835 DMA controller has 16 channels in total.
4 Only the lower 13 channels have an associated IRQ.
5 Some arbitrary channels are used by the firmware
7 The channels 0,2 and 3 have special functionality
14 to the DMA channels in ascending order.
18 that is shared by all dma channels.
21 - brcm,dma-channel-mask: Bit mask representing the channels
46 /* unused shared irq for all channels */
H A Dste-dma40.txt9 - memcpy-channels: Channels to be used for memcpy
12 - dma-channels: Number of channels supported by hardware - if not present
14 - disabled-channels: Channels which can not be used
26 memcpy-channels = <56 57 58 59 60>;
27 disabled-channels = <12>;
28 dma-channels = <8>;
34 - dma-names: Names of the aforementioned requested channels
H A Dfsl,edma.yaml10 The eDMA channels have multiplex capability by programmable
11 memory-mapped registers. channels are split into two groups, called
61 dma-channels:
75 The number of power domains matches the number of channels, arranged
76 in ascending order according to their associated DMA channels.
91 - dma-channels
110 # defined for the DMA channels.
144 dma-channels:
169 dma-channels:
240 dma-channels = <32>;
[all …]
/freebsd/contrib/wpa/wpa_supplicant/
H A Dop_classes.c30 chan_is_6ghz = is_6ghz_freq(mode->channels[i].freq); in allow_channel()
31 if (is_6ghz == chan_is_6ghz && mode->channels[i].chan == chan) in allow_channel()
36 (mode->channels[i].flag & HOSTAPD_CHAN_DISABLED)) in allow_channel()
40 *flags = mode->channels[i].flag; in allow_channel()
42 if (mode->channels[i].flag & HOSTAPD_CHAN_NO_IR) in allow_channel()
59 * In 80 MHz, the bandwidth "spans" 12 channels (e.g., 36-48), in get_center_80mhz()
60 * so the center channel is 6 channels away from the start/end. in get_center_80mhz()
96 /* check all the channels are available */ in verify_80mhz()
129 * In 160 MHz, the bandwidth "spans" 28 channels (e.g., 36-64), in get_center_160mhz()
130 * so the center channel is 14 channels away from the start/end. in get_center_160mhz()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Daspeed-bmc-ampere-mtjade.dts113 io-channels = <&adc 0>;
117 channels = "s0", "s1";
122 io-channels = <&adc 1>;
126 channels = "s0", "s1";
131 io-channels = <&adc 2>;
135 channels = "s0", "s1";
140 io-channels = <&adc 3>;
144 channels = "s0", "s1";
149 io-channels = <&adc 4>;
153 channels = "s0", "s1";
[all …]
/freebsd/usr.sbin/bhyve/
H A Daudio.c130 int format, channels, rate; in audio_set_params() local
172 /* Set the Number of Channels */ in audio_set_params()
173 channels = params->channels; in audio_set_params()
174 err = ioctl(audio_fd, SNDCTL_DSP_CHANNELS, &channels); in audio_set_params()
176 DPRINTF("Fail to set channels: %d errno: %d", in audio_set_params()
177 params->channels, errno); in audio_set_params()
181 /* The device does not support the requested no. of channels */ in audio_set_params()
182 if (channels != params->channels) { in audio_set_params()
183 DPRINTF("Mismatch channels: %d params->channels: %d", in audio_set_params()
184 channels, params->channels); in audio_set_params()
/freebsd/sys/dev/ath/ath_hal/
H A Dah_regdomain.h118 * 1/2 and 1/4 rate channels into a separate table).
147 chanbmask_t chan11a; /* 11a channels */
148 chanbmask_t chan11a_turbo; /* 11a static turbo channels */
149 chanbmask_t chan11a_dyn_turbo; /* 11a dynamic turbo channels */
150 chanbmask_t chan11a_half; /* 11a 1/2 width channels */
151 chanbmask_t chan11a_quarter; /* 11a 1/4 width channels */
152 chanbmask_t chan11b; /* 11b channels */
153 chanbmask_t chan11g; /* 11g channels */
154 chanbmask_t chan11g_turbo; /* 11g dynamic turbo channels */
155 chanbmask_t chan11g_half; /* 11g 1/2 width channels */
[all …]
/freebsd/sys/dev/sound/pcm/
H A Dmatrix.h58 #define SND_CHN_T_MAX 18 /* Maximum channels */
227 * .channels = Total number of channels, including whatever 'extended'
229 * .ext = Total number of extended channels (LFE).
234 * .members = Masks of channels that is acceptable as a
237 * [total channels] = {
238 * .type = Maximum channels marker (SND_CHN_T_MAX).
239 * .members = 0 (no channels allowed here).
242 * .mask = Mask of channels that exist in this map.
256 .channels = 1, \
282 .channels = 2, \
[all …]
/freebsd/sys/dev/sound/pci/
H A Dhdsp-pcm.c90 return (0x000000ff); /* 8 channels single speed. */ in hdsp_adat_slot_map()
92 return (0x000000aa); /* 4 channels (1,3,5,7) double speed. */ in hdsp_adat_slot_map()
107 slot_map |= (0x03 << 8); /* 2 channels SPDIF. */ in hdsp_port_slot_map()
109 slot_map |= (0x03 << 10); /* 2 channels line. */ in hdsp_port_slot_map()
111 slot_map |= (0x0f << 12); /* 4 channels extension. */ in hdsp_port_slot_map()
121 slot_map |= (0x03 << 24); /* 2 channels SPDIF. */ in hdsp_port_slot_map()
460 unsigned int pos_end, unsigned int width, unsigned int channels) in buffer_mux_write() argument
467 pcm[pos * channels + slot]; in buffer_mux_write()
474 unsigned int pos, unsigned int samples, unsigned int channels) in buffer_mux_port() argument
487 /* Only copy channels supported by both hardware and pcm format. */ in buffer_mux_port()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/qcom/
H A Dqcom,apr.yaml59 qcom,glink-channels:
79 qcom,smd-channels:
121 qcom,glink-channels:
127 qcom,glink-channels:
133 - qcom,glink-channels
136 qcom,smd-channels: false
140 - qcom,smd-channels
143 qcom,glink-channels: false
153 qcom,glink-channels = "apr_audio_svc";
190 qcom,glink-channels = "adsp_apps";
/freebsd/sys/contrib/device-tree/Bindings/dma/xilinx/
H A Dxilinx_dma.txt2 It can be configured to have one channel or two channels. If configured
3 as two channels, one is to transmit to the video device and another is
7 target devices. It can be configured to have one channel or two channels.
8 If configured as two channels, one is to transmit to the device and another
16 and receive channels.
29 two channels per device. This node specifies the properties of each
61 {1}, flush both channels
85 - dma-channels: Number of dma channels in child node.
121 from '16' and is in [16-31] range. These channels I
[all...]
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Drockchip-i2s.yaml90 rockchip,capture-channels:
94 Max capture channels, if not set, 2 channels default.
96 rockchip,playback-channels:
100 Max playback channels, if not set, 8 channels default.
137 rockchip,capture-channels = <2>;
138 rockchip,playback-channels = <8>;

12345678910>>...72