Home
last modified time | relevance | path

Searched +full:channel +full:- +full:spacing (Results 1 – 25 of 40) sorted by relevance

12

/linux/drivers/media/radio/wl128x/
H A Dfmdrv_rx.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * This sub-module of FM driver implements FM RX functionality.
17 fmdev->rx.rds.flag = FM_RDS_DISABLE; in fm_rx_reset_rds_cache()
18 fmdev->rx.rds.last_blk_idx = 0; in fm_rx_reset_rds_cache()
19 fmdev->rx.rds.wr_idx = 0; in fm_rx_reset_rds_cache()
20 fmdev->rx.rds.rd_idx = 0; in fm_rx_reset_rds_cache()
22 if (fmdev->rx.af_mode == FM_RX_RDS_AF_SWITCH_MODE_ON) in fm_rx_reset_rds_cache()
23 fmdev->irq_info.mask |= FM_LEV_EVENT; in fm_rx_reset_rds_cache()
28 fmdev->rx.stat_info.picode = FM_NO_PI_CODE; in fm_rx_reset_station_info()
29 fmdev->rx.stat_info.afcache_size = 0; in fm_rx_reset_station_info()
[all …]
H A Dfmdrv_common.h1 /* SPDX-License-Identifier: GPL-2.0-only */
13 #define FM_PKT_LOGICAL_CHAN_NUMBER 0x08 /* Logical channel 8 */
129 #define fm_cb(skb) ((struct fm_skb_cb *)(skb->cb))
131 /* FM Channel-8 command message format */
133 __u8 hdr; /* Logical Channel-8 */
142 /* FM Channel-8 event messgage format */
144 __u8 header; /* Logical Channel-8 */
223 #define FM_RX_RSSI_THRESHOLD_MIN -128
231 /* FM RX De-emphasis filter modes */
347 /* FM TX Pre-emphasis filter values */
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-frequency-adf43503 Contact: linux-iio@vger.kernel.org
5 Stores channel Y frequency resolution/channel spacing in Hz.
7 the fractional-N PLL. It is assumed that the algorithm
9 generate proper values for multiples of channel spacing.
13 Contact: linux-iio@vger.kernel.org
15 Sets channel Y REFin frequency in Hz. In some clock chained
/linux/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,adf4350.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 - adi,adf4350
16 - adi,adf4351
21 spi-max-frequency:
28 clock-names:
31 '#clock-cells':
34 clock-output-names:
[all …]
/linux/drivers/media/dvb-frontends/
H A Dtda8261.c1 // SPDX-License-Identifier: GPL-2.0-or-later
29 const struct tda8261_config *config = state->config; in tda8261_read()
31 struct i2c_msg msg = { .addr = config->addr, .flags = I2C_M_RD,.buf = buf, .len = 1 }; in tda8261_read()
33 if ((err = i2c_transfer(state->i2c, &msg, 1)) != 1) in tda8261_read()
41 const struct tda8261_config *config = state->config; in tda8261_write()
43 struct i2c_msg msg = { .addr = config->addr, .flags = 0, .buf = buf, .len = 4 }; in tda8261_write()
45 if ((err = i2c_transfer(state->i2c, &msg, 1)) != 1) in tda8261_write()
53 struct tda8261_state *state = fe->tuner_priv; in tda8261_get_status()
76 struct tda8261_state *state = fe->tuner_priv; in tda8261_get_frequency()
78 *frequency = state->frequency; in tda8261_get_frequency()
[all …]
/linux/drivers/media/radio/si470x/
H A Dradio-si470x-common.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/media/radio/si470x/radio-si470x-common.c
14 * 2008-01-12 Tobias Lorenz <tobias.lorenz@gmx.net>
16 * - First working version
17 * 2008-01-13 Tobias Lorenz <tobias.lorenz@gmx.net>
19 * - Improved error handling, every function now returns errno
20 * - Improved multi user access (start/mute/stop)
21 * - Channel doesn't get lost anymore after start/mute/stop
22 * - RDS support added (polling mode via interrupt EP 1)
23 * - marked default module parameters with *value*
[all …]
H A Dradio-si470x.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * drivers/media/radio/si470x/radio-si470x.h
12 #define DRIVER_NAME "radio-si470x"
24 #include <media/v4l2-common.h>
25 #include <media/v4l2-ioctl.h>
26 #include <media/v4l2-ctrls.h>
27 #include <media/v4l2-event.h>
28 #include <media/v4l2-device.h>
60 #define CHANNEL 3 /* Channel */ macro
62 #define CHANNEL_CHAN 0x03ff /* bits 09..00: Channel Select */
[all …]
/linux/arch/mips/alchemy/common/
H A Ddma.c4 * A DMA channel allocator for Au1x00. API is modeled loosely off of
9 * Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)
40 #include <asm/mach-au1x00/au1000.h>
41 #include <asm/mach-au1x00/au1000_dma.h>
55 * done interrupt, you won't know the irq number until the DMA channel is
59 /* DMA Channel register block spacing */
65 {.dev_id = -1,},
66 {.dev_id = -1,},
67 {.dev_id = -1,},
68 {.dev_id = -1,},
[all …]
/linux/include/linux/iio/frequency/
H A Dadf4350.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright 2012-2013 Analog Devices Inc.
37 #define ADF4350_REG2_CHARGE_PUMP_CURR_uA(x) (((((x)-312) / 312) & 0xF) << 9)
93 * struct adf4350_platform_data - platform specific information
96 * @channel_spacing: Channel spacing in Hz (influences MODULUS).
114 unsigned short ref_div_factor; /* 10-bit R counter */
/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dmac-cfg.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2019, 2021-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
13 * enum iwl_mac_conf_subcmd_ids - mac configuration command IDs
100 * struct iwl_p2p_noa_attr - NOA attr contained in probe resp FW notification
123 * struct iwl_probe_resp_data_notif - notification with NOA and CSA counter
140 * struct iwl_missed_vap_notif - notification of missing vap detection
155 * struct iwl_channel_switch_start_notif_v1 - Channel switch start notification
164 * struct iwl_channel_switch_start_notif - Channel switch start notification
[all …]
/linux/drivers/net/wireless/ath/ath9k/
H A Dar9002_phy.h2 * Copyright (c) 2008-2011 Atheros Communications Inc.
29 /* For 25 MHz channel spacing -- not used but supported by hw */
174 #define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD 0x000000F0 /* Interval for FFT reports, reg 68, bits 4-7*/
176 #define AR_PHY_SPECTRAL_SCAN_PERIOD 0x0000FF00 /* Interval for FFT reports, reg 68, bits 8-15*/
178 #define AR_PHY_SPECTRAL_SCAN_COUNT 0x00FF0000 /* Number of reports, reg 68, bits 16-23*/
180 #define AR_PHY_SPECTRAL_SCAN_COUNT_KIWI 0x0FFF0000 /* Number of reports, reg 68, bits 16-27*/
594 #define AR_PHY_CCA_NOM_VAL_5416_2GHZ -90
595 #define AR_PHY_CCA_NOM_VAL_5416_5GHZ -100
596 #define AR_PHY_CCA_MIN_GOOD_VAL_5416_2GHZ -100
597 #define AR_PHY_CCA_MIN_GOOD_VAL_5416_5GHZ -110
[all …]
H A Dar9003_phy.h2 * Copyright (c) 2010-2011 Atheros Communications, Inc.
21 * Channel Register Map
88 #define AR_PHY_TX_PHASE_RAMP_0_9300_10 (AR_CHAN_BASE + 0xd0 - 0x10)
89 #define AR_PHY_ADC_GAIN_DC_CORR_0_9300_10 (AR_CHAN_BASE + 0xd4 - 0x10)
101 * Channel Field Definitions
337 #define AR_PHY_CCA_NOM_VAL_9300_2GHZ -110
338 #define AR_PHY_CCA_NOM_VAL_9300_5GHZ -115
339 #define AR_PHY_CCA_MIN_GOOD_VAL_9300_2GHZ -125
340 #define AR_PHY_CCA_MIN_GOOD_VAL_9300_5GHZ -125
341 #define AR_PHY_CCA_MAX_GOOD_VAL_9300_2GHZ -60
[all …]
H A Dhw.c2 * Copyright (c) 2008-2011 Atheros Communications Inc.
27 #include "hw-ops.h"
42 struct ath9k_channel *chan = ah->curchan; in ath9k_hw_set_clockrate()
52 else if (ah->caps.hw_caps & ATH9K_HW_CAP_FASTCLOCK) in ath9k_hw_set_clockrate()
66 common->clockrate = clockrate; in ath9k_hw_set_clockrate()
73 return usecs * common->clockrate; in ath9k_hw_mac_to_clks()
116 for (r = 0; r < array->ia_rows; r++) { in ath9k_hw_write_array()
131 dev_err(ah->dev, "%s: tmp_reg_list: alloc filed\n", __func__); in ath9k_hw_read_array()
137 dev_err(ah->dev, "%s tmp_data: alloc filed\n", __func__); in ath9k_hw_read_array()
185 if (ah->curchan && IS_CHAN_QUARTER_RATE(ah->curchan)) { in ath9k_hw_computetxtime()
[all …]
H A Dmain.c2 * Copyright (c) 2008-2011 Atheros Communications Inc.
28 * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing": in ath9k_parse_mpdudensity()
65 spin_lock_bh(&txq->axq_lock); in ath9k_has_pending_frames()
67 if (txq->axq_depth) { in ath9k_has_pending_frames()
75 if (txq->mac80211_qnum >= 0) { in ath9k_has_pending_frames()
78 acq = &sc->cur_chan->acq[txq->mac80211_qnum]; in ath9k_has_pending_frames()
79 if (!list_empty(&acq->acq_new) || !list_empty(&acq->acq_old)) in ath9k_has_pending_frames()
83 spin_unlock_bh(&txq->axq_lock); in ath9k_has_pending_frames()
92 spin_lock_irqsave(&sc->sc_pm_lock, flags); in ath9k_setpower()
93 ret = ath9k_hw_setpower(sc->sc_ah, mode); in ath9k_setpower()
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dphy.c2 * Copyright (c) 2004-2007 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2009 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
5 * Copyright (c) 2008-2009 Felix Fietkau <nbd@openwrt.org>
42 * Here we handle the low-level functions related to baseband
48 * - Channel setting/switching
50 * - Automatic Gain Control (AGC) calibration
52 * - Noise Floor calibration
54 * - I/Q imbalance calibration (QAM correction)
56 * - Calibration due to thermal changes (gain_F)
[all …]
H A Dreg.h2 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
3 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
4 * Copyright (c) 2007-2008 Michael Taylor <mike.taylor@apprion.com>
28 * 5210 - http://nova.stanford.edu/~bbaas/ps/isscc2002_slides.pdf
30 * 5211 - http://www.hotchips.org/archives/hc14/3_Tue/16_mcfarland.pdf
33 * Atheros's ART program (Atheros Radio Test), on ath9k, on legacy-hal
42 * AR5210-Specific TXDP registers
46 #define AR5K_NOQCU_TXDP0 0x0000 /* Queue 0 - data */
47 #define AR5K_NOQCU_TXDP1 0x0004 /* Queue 1 - beacons */
70 #define AR5K_CFG_SWTD 0x00000001 /* Byte-swap TX descriptor (for big endian archs) */
[all …]
/linux/drivers/net/wireless/ath/carl9170/
H A Dphy.h6 * Copyright (c) 2008-2009 Atheros Communications Inc.
38 /* For 25 MHz channel spacing -- not used but supported by hw */
/linux/drivers/net/wireless/ti/wlcore/
H A Dacx.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 1998-2009 Texas Instruments. All rights reserved.
6 * Copyright (C) 2008-2010 Nokia Corporation
19 Host Interrupt Register (WiLink -> Host)
45 /* all possible interrupts - only appropriate ones will be masked in */
119 /* 0 - Always active*/
120 /* 1 - Power down mode: light / fast sleep*/
121 /* 2 - ELP mode: Deep / Max sleep*/
246 * Treatment bit mask - The information element handling:
247 * bit 0 - The information element is compared and transferred
[all …]
/linux/drivers/media/dvb-frontends/drx39xyj/
H A Ddrx_driver.h2 Copyright (c), 2004-2005,2007-2010 Trident Microsystems, Inc.
59 /*------------------------------------------------------------------------------
61 ------------------------------------------------------------------------------*/
68 * \retval -EIO Initialization failed.
77 * \retval -EIO Termination failed.
97 * \retval -EIO Failure.
98 * \retval -EINVAL Parameter 'wcount' is not zero but parameter
132 #define TUNER_MODE_SUB0 0x0001 /* for sub-mode (e.g. RF-AGC setting) */
133 #define TUNER_MODE_SUB1 0x0002 /* for sub-mode (e.g. RF-AGC setting) */
134 #define TUNER_MODE_SUB2 0x0004 /* for sub-mode (e.g. RF-AGC setting) */
[all …]
/linux/drivers/staging/rtl8723bs/core/
H A Drtw_ap.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright(c) 2007 - 2012 Realtek Corporation. All rights reserved.
13 struct mlme_priv *pmlmepriv = &padapter->mlmepriv; in init_mlme_ap_info()
14 struct sta_priv *pstapriv = &padapter->stapriv; in init_mlme_ap_info()
15 struct wlan_acl_pool *pacl_list = &pstapriv->acl_list; in init_mlme_ap_info()
17 spin_lock_init(&pmlmepriv->bcn_update_lock); in init_mlme_ap_info()
20 INIT_LIST_HEAD(&pacl_list->acl_node_q.queue); in init_mlme_ap_info()
21 spin_lock_init(&pacl_list->acl_node_q.lock); in init_mlme_ap_info()
23 /* pmlmeext->bstart_bss = false; */ in init_mlme_ap_info()
31 struct mlme_priv *pmlmepriv = &padapter->mlmepriv; in free_mlme_ap_info()
[all …]
/linux/drivers/net/wireless/realtek/rtlwifi/
H A Dwifi.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2009-2012 Realtek Corporation.*/
102 #define CHANNEL_MAX_NUMBER (14 + 24 + 21) /* 14 is the max channel no */
190 #define MAX_BASE_NUM_IN_PHY_REG_PG_5G 5 /* MAX_RATE_SECTION -1 */
349 #define RTL_HW_TYPE(rtlpriv) (rtl_hal((struct rtl_priv *)rtlpriv)->hw_type)
1041 sizeof(info->status.status_driver_data)); in rtl_tx_skb_cb_info()
1043 return (struct rtlwifi_tx_info *)(info->status.status_driver_data); in rtl_tx_skb_cb_info()
1515 u8 min_space_cfg; /*For Min spacing configurations */
1635 u8 minspace_cfg; /*For Min spacing configurations */
1642 /* dual MAC 0--Mac0 1--Mac1 */
[all …]
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
H A Dhw.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2009-2012 Realtek Corporation.*/
27 *((u32 *) (val)) = rtlpci->receive_config; in rtl92se_get_hw_reg()
31 *((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state; in rtl92se_get_hw_reg()
35 *((bool *) (val)) = ppsc->fw_current_inpsmode; in rtl92se_get_hw_reg()
51 *((bool *)(val)) = rtlpriv->dm.current_mrc_switch; in rtl92se_get_hw_reg()
81 if (rtlhal->version == VERSION_8192S_ACUT) in rtl92se_set_hw_reg()
120 rtlpriv->cfg->ops->set_hw_reg(hw, in rtl92se_set_hw_reg()
129 reg_tmp = (mac->cur_40_prime_sc) << 5; in rtl92se_set_hw_reg()
142 if (rtlpriv->sec.pairwise_enc_algorithm == in rtl92se_set_hw_reg()
[all …]
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192d/
H A Dreg.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2009-2012 Realtek Corporation.*/
7 /* ----------------------------------------------------- */
9 /* ----------------------------------------------------- */
76 /* ----------------------------------------------------- */
78 /* ----------------------------------------------------- */
123 /* ----------------------------------------------------- */
125 /* ----------------------------------------------------- */
133 /* ----------------------------------------------------- */
135 /* ----------------------------------------------------- */
[all …]
/linux/drivers/net/wireless/marvell/
H A Dmwl8k.c48 /* Host->device communications */
59 /* Device->host communications */
104 #define mwl8k_tx_queues(priv) (MWL8K_TX_WMM_QUEUES + (priv)->num_ampdu_queues)
116 #define MWL8K_NUM_AMPDU_STREAMS (TOTAL_HW_TX_QUEUES - 1)
331 #define MWL8K_VIF(_vif) ((struct mwl8k_vif *)&((_vif)->drv_priv))
346 #define MWL8K_STA(_sta) ((struct mwl8k_sta *)&((_sta)->drv_priv))
420 #define MWL8K_CMD_SET_BEACON 0x0100 /* per-vif */
434 #define MWL8K_CMD_SET_MAC_ADDR 0x0202 /* per-vif */
437 #define MWL8K_CMD_DEL_MAC_ADDR 0x0206 /* per-vif */
438 #define MWL8K_CMD_BSS_START 0x1100 /* per-vif */
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Dampdu.c52 #define NUM_FFPLD_FIFO 4 /* number of fifo concerned by pre-loading */
76 #define MODADD_POW2(x, y, bound) (((x) + (y)) & ((bound) - 1))
77 #define MODSUB_POW2(x, y, bound) (((x) - (y)) & ((bound) - 1))
79 /* structure to hold tx fifo information and pre-loading state
85 * ampdu_pld_size: number of bytes to be pre-loaded
86 * mcs2ampdu_table: per-mcs max # of mpdus in an ampdu
107 * ini_enable: per-tid initiator enable/disable of ampdu
112 * retry_limit_tid: per-tid mpdu transmit retry limit
113 * rr_retry_limit_tid: per-tid mpdu transmit retry limit at regular rate
114 * mpdu_density: min mpdu spacing (0-7) ==> 2^(x-1)/8 usec
[all …]

12