Home
last modified time | relevance | path

Searched +full:cap +full:- +full:mmc +full:- +full:hw +full:- +full:reset (Results 1 – 25 of 102) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/mmc/
H A Dsocionext,uniphier-sd.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mmc/socionext,uniphier-sd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Masahiro Yamada <yamada.masahiro@socionext.com>
16 - socionext,uniphier-sd-v2.91
17 - socionext,uniphier-sd-v3.1
18 - socionext,uniphier-sd-v3.1.1
32 dma-names:
33 const: rx-tx
[all …]
H A Dmmc-controller-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mmc/mmc-controller-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MMC Controller & Slots Common Properties
10 - Ulf Hansson <ulf.hansson@linaro.org>
13 These properties are common to multiple MMC host controllers and the
14 possible slots or ports for multi-slot controllers.
17 "#address-cells":
22 "#size-cells":
[all …]
H A Dsprd,sdhci-r11.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mmc/sprd,sdhci-r11.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Orson Zhai <orsonzhai@gmail.com>
11 - Baolin Wang <baolin.wang7@gmail.com>
12 - Chunyan Zhang <zhang.lyra@gmail.com>
16 const: sprd,sdhci-r11
27 - description: SDIO source clock
28 - description: gate clock for enabling/disabling the device
[all …]
/linux/arch/arm64/boot/dts/sophgo/
H A Dsg2000-milkv-duo-module-01.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 #include <dt-bindings/pinctrl/pinctrl-sg2000.h>
7 model = "Milk-V Duo Module 01";
8 compatible = "milkv,duo-module-01", "sophgo,sg2000";
20 clock-frequency = <25000000>;
24 bus-width = <4>;
25 no-1-8-v;
26 cap-mmc-hw-reset;
27 no-sd;
28 no-sdio;
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Dpx30-evb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
14 compatible = "rockchip,px30-evb", "rockchip,px30";
24 stdout-path = "serial5:115200n8";
27 adc-keys {
28 compatible = "adc-keys";
29 io-channels = <&saradc 2>;
[all …]
H A Drk3368-lba3368.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include <dt-bindings/clock/rockchip,rk808.h>
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/leds/common.h>
8 #include <dt-bindings/sound/rt5640.h>
25 stdout-path = "serial1:115200n8";
33 adc-key {
34 compatible = "adc-keys";
35 io-channels = <&saradc 1>;
[all …]
H A Drk3399-leez-p710.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/input/linux-event-codes.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/pwm/pwm.h>
24 stdout-path = "serial2:1500000n8";
27 clkin_gmac: external-gmac-clock {
28 compatible = "fixed-clock";
29 clock-frequency = <125000000>;
30 clock-output-names = "clkin_gmac";
[all …]
H A Drk3399-hugsun-x99.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 /dts-v1/;
3 #include <dt-bindings/pwm/pwm.h>
4 #include <dt-bindings/input/input.h>
5 #include <dt-bindings/interrupt-controller/irq.h>
20 stdout-path = "serial2:1500000n8";
23 clkin_gmac: external-gmac-clock {
24 compatible = "fixed-clock";
25 clock-frequency = <125000000>;
26 clock-output-names = "clkin_gmac";
[all …]
H A Drk3566-box-demo.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/pinctrl/rockchip.h>
13 #include <dt-bindings/soc/rockchip,vop2.h>
18 compatible = "rockchip,rk3566-box-demo", "rockchip,rk3566";
28 stdout-path = "serial2:1500000n8";
31 gmac1_clkin: external-gmac1-clock {
32 compatible = "fixed-clock";
[all …]
H A Drk3568-rock-3b.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/pinctrl/rockchip.h>
8 #include <dt-bindings/soc/rockchip,vop2.h>
13 compatible = "radxa,rock-3b", "rockchip,rk3568";
24 stdout-path = "serial2:1500000n8";
27 hdmi-con {
28 compatible = "hdmi-connector";
[all …]
H A Drk3318-a95x-z2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
4 #include <dt-bindings/input/input.h>
9 compatible = "zkmagic,a95x-z2", "rockchip,rk3318";
19 stdout-path = "serial2:1500000n8";
22 adc-keys {
23 compatible = "adc-keys";
24 io-channels = <&saradc 0>;
25 io-channel-names = "buttons";
26 keyup-threshold-microvolt = <1800000>;
[all …]
H A Drk3399-rock-pi-4.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/input/linux-event-codes.h>
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/pwm/pwm.h>
19 stdout-path = "serial2:1500000n8";
22 clkin_gmac: external-gmac-clock {
23 compatible = "fixed-clock";
24 clock-frequency = <125000000>;
25 clock-output-names = "clkin_gmac";
26 #clock-cells = <0>;
[all …]
H A Drk3399-rock-4c-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/leds/common.h>
10 #include "rk3399-t.dtsi"
14 compatible = "radxa,rock-4c-plus", "rockchip,rk3399";
23 stdout-path = "serial2:1500000n8";
26 clkin_gmac: external-gmac-clock {
27 compatible = "fixed-clock";
28 clock-frequency = <125000000>;
29 clock-output-names = "clkin_gmac";
[all …]
/linux/arch/arm/boot/dts/socionext/
H A Duniphier-ld4.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "socionext,uniphier-ld4";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
H A Duniphier-sld8.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "socionext,uniphier-sld8";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
H A Duniphier-pro4.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Copyright (C) 2015-2016 Socionext Inc.
8 #include <dt-bindings/gpio/uniphier-gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 compatible = "socionext,uniphier-pro4";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-a9";
[all …]
/linux/arch/arm64/boot/dts/sprd/
H A Dums512-1h10.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 * Unisoc UMS512-1h10 boards DTS file
8 /dts-v1/;
13 model = "Unisoc UMS512-1H10 Board";
15 compatible = "sprd,ums512-1h10", "sprd,ums512";
28 stdout-path = "serial1:115200n8";
42 bus-width = <4>;
43 no-sdio;
44 no-mmc;
45 sprd,phy-delay-sd-uhs-sdr104 = <0x7f 0x73 0x72 0x72>;
[all …]
/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h618-longan-module-3h.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include "sun50i-h616.dtsi"
7 #include "sun50i-h616-cpu-opp.dtsi"
10 cpu-supply = <&reg_dcdc2>;
14 mali-supply = <&reg_dcdc1>;
19 pinctrl-names = "default";
20 pinctrl-0 = <&mmc2_pins>;
21 vmmc-supply = <&reg_dldo1>;
22 vqmmc-supply = <&reg_aldo1>;
23 bus-width = <8>;
[all …]
H A Dsun50i-h618-transpeed-8k618-t.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "sun50i-h616.dtsi"
9 #include "sun50i-h616-cpu-opp.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 model = "Transpeed 8K618-T";
16 compatible = "transpeed,8k618-t", "allwinner,sun50i-h618";
24 stdout-path = "serial0:115200n8";
29 compatible = "regulator-fixed";
[all …]
H A Dsun50i-a64-olinuxino-emmc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include "sun50i-a64-olinuxino.dts"
8 model = "Olimex A64-Olinuxino-eMMC";
9 compatible = "olimex,a64-olinuxino-emmc", "allwinner,sun50i-a64";
13 pinctrl-names = "default";
14 pinctrl-0 = <&mmc2_pins>;
15 vmmc-supply = <&reg_dcdc1>;
16 vqmmc-supply = <&reg_eldo1>;
17 bus-width = <8>;
18 non-removable;
[all …]
H A Dsun50i-h313-tanix-tx1.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "sun50i-h616.dtsi"
9 #include "sun50i-h616-cpu-opp.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/input/linux-event-codes.h>
14 #include <dt-bindings/leds/common.h>
18 compatible = "oranth,tanix-tx1", "allwinner,sun50i-h616";
26 stdout-path = "serial0:115200n8";
[all …]
/linux/arch/arm/boot/dts/allwinner/
H A Dsunxi-h3-h5-emlid-neutis.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
8 #include "sunxi-common-regulators.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
18 stdout-path = "serial0:115200n8";
22 compatible = "mmc-pwrseq-simple";
23 reset-gpios = <&pio 2 7 GPIO_ACTIVE_LOW>; /* PC7 */
24 post-power-on-delay-ms = <200>;
26 clock-names = "ext_clock";
31 cpu-supply = <&vdd_cpux>;
78 vmmc-supply = <&reg_vcc3v3>;
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ull-jozacp.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/leds/common.h>
18 stdout-path = &uart1;
22 led-controller-1 {
23 compatible = "pwm-leds";
25 led-0 {
28 function-enumerator = <0>;
30 max-brightness = <255>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8183-evb.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
14 chassis-type = "embedded";
15 compatible = "mediatek,mt8183-evb", "mediatek,mt8183";
27 stdout-path = "serial0:921600n8";
30 reserved-memory {
31 #address-cells = <2>;
32 #size-cells = <2>;
35 compatible = "shared-dma-pool";
37 no-map;
[all …]
/linux/arch/arm64/boot/dts/amd/
H A Delba-asic-common.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Copyright 2020-2022 Advanced Micro Devices, Inc.
7 clock-frequency = <400000000>;
11 clock-frequency = <200000000>;
15 clock-frequency = <400000000>;
19 clock-frequency = <156250000>;
26 compatible = "jedec,spi-nor";
28 spi-max-frequency = <40000000>;
29 spi-rx-bus-width = <2>;
30 m25p,fast-read;
[all …]

12345